Interface IP for links off the chip and between dies. PCIe is one category. A protocol name is the category to check; it is not proof that a controller and a PHY are the same listing.
Synopsys MIPI DSI/DSI-2 Host Controller IP is the display-output host role. The PHY, including C-PHY or D-PHY, is separate. This listing is not a MIPI CSI-2 camera receiver, not a GPU, and not a PHY-only block.
View solutionLicensable design IP. Multi-protocol SerDes PHY. The provider states a serial lane-rate range; that lane rate is not an Ethernet line rate.
View solutionSynopsys PHY IP for PCI Express 5.0 and CXL 2.0/1.0 is DesignWare PHY IP. The reviewed page says it supports the required features of the PCIe 5.0, 4.0, 3.1, 2.1, and 1.1 specifications, plus PIPE and CXL 1.0, 1.1, and 2.0. It is not a PCIe controller.
View solutionSynopsys UCIe Controller IP is DesignWare die-to-die controller IP for the adapter and protocol layers. The provider page does not state a data rate or a numbered UCIe revision.
View solutionPortfolio listing: Synopsys UCIe IP is the combined controller, PHY, and verification IP solution. It is not a separate controller or PHY. The solution page does not name a numbered UCIe revision, and a data rate on the PHY page is not a rate for this portfolio or for every process and configuration.
View solutionSynopsys UCIe PHY IP is DesignWare die-to-die PHY IP. Synopsys states up to 64 Gb/s and 21 Tbps/mm, and compliance with the latest UCIe specification, without naming the revision.
View solutionLicensable design IP. USB 3.2 controller with documented device support. Host and dual-role support are not documented.
View solution
T2M MIPI DSI Tx v1.2 Controller IP is licensable display-serial-interface controller soft IP. The official product page states compliance with MIPI DSI specification v1.2 and lists configurable RTL deliverables.
View solution
FRS IP Solution is a licensable FPGA Ethernet Layer-2 switch IP implementing HSR and PRP. The official TTTECH page states IEC 62439-3 compliance, 3–8 triple-speed ports, wire-speed forwarding, and PTP options.
View solutionTTTech Flex IP is licensable TSN Gigabit Ethernet switch / switched-endpoint IP for ASIC/ASSP and FPGA. The official Chip page lists Flex IP among digital core IP building blocks with up-to-date TSN feature set and industrial automation positioning.
View solution
Teletrx 112G SerDes/CDR is licensable high-speed SerDes IP. The official products page lists dual-mode NRZ/PAM4 CDR connectivity with single-lane rates of 25G/28G/56G/64G/112G alongside MIPI and PCIe PHY offerings.
View solution
Terminus Circuits PCIe PHY IP is licensable PIPE-compliant PCI Express physical-layer IP. The official IP portfolio page lists PCIe Gen2–Gen5 PHY SKUs with TSMC node options, retimer offerings, and hard-IP deliverables.
View solutionExplore more
Search across providers and capabilities to discover more solutions for your SoC.
