
DVCon Europe 2026
- November 17 – 18, 2026
- Munich, Germany
- Organized by Accellera Systems Initiative
Public source
The HSR/PRP solutions for FPGAs page reviewed on 12 November 2026 details the FRS IP Solution as an FPGA IP core integrating High-availability Seamless Redundancy (HSR) and Parallel Redundancy Protocol (PRP) into an Ethernet Layer-2 switch.
Stated features include configurable 3- to 8-port operation; all ports triple-speed 10/100/1000 Mbit/s; internal wire-speed gigabit full-duplex forwarding; IEC 62439-3 Clause 5 HSR (v4.0) and Clause 4 PRP compatibility; IEEE 1588-2008 PTPv2 support including end-to-end one-step and peer-to-peer transparent clock functions; cut-through and store-and-forward; HSR RedBox/End-node/QuadBox and PRP RedBox/DANP modes; IEEE 802.1D MAC bridge compatibility; MII/GMII interfaces with adapters for RMII/RGMII/EMAC/triple-mode; packet filter/prioritization; and a register interface. Optional XR7 Redundancy Supervision C source software for Linux (portable) is described. Use cases named include substation automation, industrial automation, and transportation. An FRS IP Solution flyer PDF is linked from the page. Official page provides datasheet-grade FRS Ethernet switch IP feature list.
Published as design IP
Licensable semiconductor IP. This listing is not a finished controller chip.
Controller IP
Controller / protocol IP. A companion PHY is a separate listing unless the page states otherwise.
Numbered specification: IEEE 1588-2008 PTPv2
IEEE 1588-2008 PTPv2 is named for this product on the reviewed page.
Recorded aliases
FRS IP Solution; TTTECH FRS; Flexibilis FRS
Algo-Logic ULL 10GE MAC + PHY is licensable ultra-low-latency 10 Gigabit Ethernet MAC/PHY soft IP for FPGA platforms. The official product page and FPGA IP Cores portfolio list IEEE 802.3-oriented MAC features with Avalon-ST/AXI4-Stream interfaces.
View solutionAtomic Rules UDP Offload Engine is licensable UDP/IPv4 FPGA IP. The official page states RFC 768/791 hardware offload for 10–400 GbE line rates with Avalon and AXI4 interfaces.
View solutionLicensable design IP. Ethernet MAC for 10 Mb/s, 100 Mb/s, and 1 Gb/s, with an external PHY.
View solutionLicensable design IP. Soft Ethernet controller for 10 Gb/s, 2.5 Gb/s, and 1 Gb/s, including MAC, PCS, and DMA functions.
View solutionChevin 10/25/40/100G MAC/PCS is licensable low-latency Ethernet MAC and PCS IP for FPGA/ASIC-oriented designs. The official page states IEEE 802.3by compliance and flexible licensing.
View solutionComcores Ethernet Controller is licensable ASIC-proven network interface IP. The official page states 10M–10GbE speeds with integrated DMA, timestamping, flexible host interfaces, and RTL deliverables.
View solution
