Public source

Algo-Logic ULL 10GE MAC + PHY IP

The ULL 10GE PHY+MAC page reviewed on 12 November 2026 describes ultra-low-latency round-trip (fiber-to-fiber or gate-to-gate) for 10 Gigabit Ethernet, reconciliation sub-layer implementation compliant with IEEE 802.3, and local/remote fault detection and handling.

Solution category: Ethernet IP
Offering type: Product

View Official Source Find IP for your application

Overview

Key features include FCS insertion/verification at line rate, automatic transmit padding, jumbo frame support, transmit/receive statistics counters, compatibility with multiple FPGA platforms as soft-logic around SERDES, Avalon-ST and AXI4-Stream bus interfaces, use as a direct replacement for higher-latency vendor cores, flexible system clock on the Avalon-ST side, optimization for HFT trading and PTRC systems, and low gate count. A product brief download is linked. The FPGA IP Cores portfolio page states Algo-Logic networking IP cores including Ultra-Low Latency 10GbE and 25GbE MAC, TCP Endpoint, EMSE/KVS, and UDP engine cores, field-proven on Xilinx/Cisco/Intel FPGA platforms. Home page lists 1995 El Camino Real, Suite 300, Santa Clara, CA 95050. Candidate home URL alone markets trading systems; this listing uses the dedicated ULL 10GE product URL as official evidence.

Technical capabilities

Published as design IP
Licensable semiconductor IP. This listing is not a finished controller chip.
Controller IP
Controller / protocol IP. A companion PHY is a separate listing unless the page states otherwise.
Finder function
10GbE MAC + PHY
Numbered specification: portfolio also names 25GbE MAC
portfolio also names 25GbE MAC is named for this product on the reviewed page.
Recorded aliases
Algo-Logic ULL 10GE; AL-10G-PHYMAC; Algo-Logic 10GbE MAC+PHY

Lifecycle and categories

Lifecycle stages: Interface and connectivity IP
Solution categories: Ethernet IP
Supported versions: 10 Gigabit Ethernet (IEEE 802.3 RS); portfolio also names 25GbE MAC
Compatibility: FPGA soft-logic around SERDES; Avalon-ST / AXI4-Stream; Xilinx/Cisco/Intel platforms stated on portfolio page. Source