
DVCon Europe 2026
- November 17 – 18, 2026
- Munich, Germany
- Organized by Accellera Systems Initiative
Public source
Faraday announced this enhanced 10/100 Ethernet PHY IP on 3 November 2026.
Licensable 10/100 Ethernet PHY IP with EtherCAT support for industrial networking SoCs.
The announcement says the IP supports EtherCAT on UMC processes, states an EtherCAT transmission time under 100 microseconds, and states Distributed Clocks synchronization accuracy under 0.1 microseconds. Faraday says the IP passed ETG.7000 conformance and IEC 61000-4 immunity tests. The announcement also describes a later 10/100/1000BASE-T1 and single-pair Ethernet direction. That direction is a future statement, and this listing is the 10/100 EtherCAT PHY.
Published as design IP
Licensable Ethernet PHY IP for integration into an SoC.
Finder function
Ethernet PHY
Recorded aliases
Faraday EtherCAT PHY; Faraday 10/100 PHY
Algo-Logic ULL 10GE MAC + PHY is licensable ultra-low-latency 10 Gigabit Ethernet MAC/PHY soft IP for FPGA platforms. The official product page and FPGA IP Cores portfolio list IEEE 802.3-oriented MAC features with Avalon-ST/AXI4-Stream interfaces.
View solutionAtomic Rules UDP Offload Engine is licensable UDP/IPv4 FPGA IP. The official page states RFC 768/791 hardware offload for 10–400 GbE line rates with Avalon and AXI4 interfaces.
View solutionLicensable design IP. Ethernet MAC for 10 Mb/s, 100 Mb/s, and 1 Gb/s, with an external PHY.
View solutionLicensable design IP. Soft Ethernet controller for 10 Gb/s, 2.5 Gb/s, and 1 Gb/s, including MAC, PCS, and DMA functions.
View solutionChevin 10/25/40/100G MAC/PCS is licensable low-latency Ethernet MAC and PCS IP for FPGA/ASIC-oriented designs. The official page states IEEE 802.3by compliance and flexible licensing.
View solutionComcores Ethernet Controller is licensable ASIC-proven network interface IP. The official page states 10M–10GbE speeds with integrated DMA, timestamping, flexible host interfaces, and RTL deliverables.
View solution

