Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

Synopsys PHY IP for PCI Express 5.0 and CXL 2.0/1.0

The Synopsys page reviewed on 27 October 2026 describes multi-channel PHY IP for PCI Express 5.0 and CXL.

View Official Source (opens in a new tab)Find IP for your application

Overview

It says the PHY supports all required features of the PCIe 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications, with x1 through x16 lane configurations and bifurcation. Those statements are copied from the page and were not remeasured. The page also describes CTLE and DFE, lane margining, L1 substate power management, power gating, an embedded BER tester, and an internal eye monitor. No single PCIe generation is stored as an exclusive revision, because the page names several. A PCIe controller is not part of this listing. Process node and license terms are not stated on the page reviewed.

Lifecycle and categories

Solution categories
PCIe IPCXL IP

Related solutions

Qualitas PCIe Gen4 to Gen6 PHY IP

PCIe IP

Qualitas PCIe PHY IP is licensable hard PHY IP covering PCI Express Gen4 through Gen6. The official English site states PCIe PHY delivering up to 64 GT/s per lane alongside UCIe, SerDes, MIPI, USB, and Ethernet PHY lines.

View solution

Terminus Circuits PCIe PHY IP

PCIe IP

Terminus Circuits PCIe PHY IP is licensable PIPE-compliant PCI Express physical-layer IP. The official IP portfolio page lists PCIe Gen2–Gen5 PHY SKUs with TSMC node options, retimer offerings, and hard-IP deliverables.

View solution

Cadence PCIe Controller IP

PCIe IP

Licensable design IP. PCIe controller for PCIe 6.0, 5.0, 4.0, 3.1, 2.1, and 1.1, including endpoint configurations.

View solution

Rambus CXL 3.1 Controller

CXL IP

Licensable CXL controller IP. The page documents CXL 3.1, backward compatibility with CXL 2.0 and CXL 1.1, CXL.io, CXL.cache, and CXL.mem, and 64 GT/s. It is not a finished memory expander and does not include a PHY.

View solution

Rambus PCIe 6.3 Controller

PCIe IP

Licensable PCIe controller IP. The page documents PCIe 6.3 with revisions 5.0, 4.0, and 3.1, a 64 GT/s transfer rate, and endpoint, root, switch, and dual-mode roles. A PHY is not included.

View solution

Signature IP PCIe Gen 6.x / CXL 3.x / NoC IP

PCIe IP

Signature IP PCIe Gen 6.x, CXL 3.x, and NoC blocks are licensable interconnect soft IP. The official site states standalone licensing of PCIe/CXL/NoC verified RTL plus chiplet design services using the same blocks.

View solution

Related events

Explore promotion options