Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

Rambus PCIe 6.3 Controller

The page body documents PCIe 6.3.

View Official Source (opens in a new tab)Find IP for your application

Overview

Licensable PCIe controller IP. The page documents PCIe 6.3 with revisions 5.0, 4.0, and 3.1, a 64 GT/s transfer rate, and endpoint, root, switch, and dual-mode roles. A PHY is not included.

Optional IDE was not stated as a product fact on the reviewed page.

Technical capabilities

  • Published as design IP

    Licensable PCI Express controller IP.

  • Finder function

    PCIe controller

  • Numbered specification

    6.3, 5.0, 4.0, 3.1

  • Configuration checks

    Confirm the endpoint configuration and whether any optional integrity feature is licensed. Do not read 64 GT/s as 64 Gb/s of useful throughput. A PHY is separate.

  • Recorded aliases

    Rambus PCIe 6.3 controller

Lifecycle and categories

Solution categories
PCIe IP
Supported versions
6.3, 5.0, 4.0, 3.1
Compatibility
Pricing, licensing, and configuration availability require provider confirmation. Source

Related solutions

Cadence PCIe Controller IP

PCIe IP

Licensable design IP. PCIe controller for PCIe 6.0, 5.0, 4.0, 3.1, 2.1, and 1.1, including endpoint configurations.

View solution

Silicon Interfaces PCIe 3.0 Controller IP

PCIe IP

Silicon Interfaces PCIe 3.0 Controller IP is a licensable synthesizable RTL PCI Express controller core. The official AssetsPCIe page states a fully synthesizable Verilog HDL core with UVM testbench and optional VIP add-ons.

View solution

Synopsys Controller IP for PCI Express 6.x

PCIe IP

Licensable controller IP for PCI Express. The page documents revisions 6.2, 6.1, 6.0.1, 5.0, 4.0, and 3.1, a 64 GT/s transfer rate, and endpoint, root, switch, and dual-mode roles. A PHY is not included.

View solution

XtremeSilica PCIe Gen4/5/6 Controller IP Portfolio

PCIe IP

XtremeSilica PCIe controller IP covers Gen4/5/6 offerings in its silicon IP portfolio. The official portfolio page states validated high-speed IP cores with Gen5 at 32 GT/s, Gen4 at 16 GT/s, and Gen6 at 64 GT/s PAM4, with AXI/AHB integration notes.

View solution

Qualitas PCIe Gen4 to Gen6 PHY IP

PCIe IP

Qualitas PCIe PHY IP is licensable hard PHY IP covering PCI Express Gen4 through Gen6. The official English site states PCIe PHY delivering up to 64 GT/s per lane alongside UCIe, SerDes, MIPI, USB, and Ethernet PHY lines.

View solution

Signature IP PCIe Gen 6.x / CXL 3.x / NoC IP

PCIe IP

Signature IP PCIe Gen 6.x, CXL 3.x, and NoC blocks are licensable interconnect soft IP. The official site states standalone licensing of PCIe/CXL/NoC verified RTL plus chiplet design services using the same blocks.

View solution

Related events

Explore promotion options