
DVCon Europe 2026
- November 17 – 18, 2026
- Munich, Germany
- Organized by Accellera Systems Initiative
Public source
The Synopsys page reviewed on 2 November 2026 says the USB 3.2 controller solution includes support for Device.
PIPE and UTMI/UTMI+ interfaces connect to a PHY, and buffering is configurable. The page does not document host support or dual-role support, and it does not state a numeric data rate for this controller. The PHY is a separate product. Pricing, license terms, process support, and the exact configuration available for a design are not stated on the reviewed page and require confirmation from the provider.
Published as design IP
Licensable USB device-controller design IP.
Finder function
USB device
Cadence USB 3.0 xHCI Host Controller IP is a USB host controller. The brochure states SuperSpeed at 5 Gbps, High-Speed at 480 Mbps, Full-Speed at 12 Mbps, and Low-Speed at 1.5 Mbps, with a separate PHY. It does not state a faster SuperSpeed host rate, USB Type-C, or USB Power Delivery. A device-only USB controller is a different role.
View solutionCorigine USB 3.2 Controller IP is licensable USB controller IP for ASIC and FPGA. The official USB IP page states USB-IF certified controllers for USB 3.2 Gen1/Gen2 and USB 2.0 with Host, Device, and DRD configurations.
View solutionCanova Tech USB and Power Delivery IP is a family of licensable USB2/eUSB/USB-PD mixed-signal IP. The official page names CT25201 USB 2.0 transceiver, CT20603 eUSB2 repeater, and CT20601/CT20602 USB-C/PD PHY solutions.
View solutionDesign Gateway USB3.0-IP is licensable USB 3.0 host or device controller soft IP for AMD FPGAs. The official page states USB 3.0 Revision 1.0 compliance for link and protocol layers with PIPE PHY interface.
View solutionFaststream Semiconductor IP includes a licensable AXI USB 2.0 Device IP core within a broader catalogue. The official Semiconductor IP page lists USB, PTP, AXI-oriented, DSP, SERDES and related cores with licence/delivery process.
View solutionSoft Mixed Signal USB 2.0 PHY is licensable PHY transceiver IP. The official product page states a fully integrated Host/Device/OTG transceiver compliant with USB 2.0 and UTMI/UTMI+ interfaces.
View solution
