Memory & Subsystem IP
Controllers that schedule reads and writes to DRAM. Pair this with a DDR or HBM interface only when the design needs both.
Arasan SD 3.0 / SDIO 3.0 / eMMC 5.1 Host Controller IP is one licensable multi-protocol host controller. The page says it supports SD 3.0, SDIO 3.0, and eMMC 5.1. Search under eMMC, SD, or SDIO resolves to this same listing.
View solutionArasan UFS 2.1 Host Controller IP is licensable UFS host controller IP. The page describes an M-PHY adapter layer and a UniPro link layer. The physical M-PHY is a separate offering.
View solution
Licensable design IP. DDR and LPDDR controller for LPDDR5, LPDDR4X, LPDDR4, LPDDR3, DDR5, DDR4, DDR3L, and DDR3.
View solution
Cyclic Design BCH ECC IP is licensable Verilog error-correction IP for SLC/MLC NAND flash controllers. The official products page lists G12–G15 core families by correction-block size with single-/multi-instance and subscription licensing options.
View solution
Digital Blocks AXI DMA Controller IP is licensable multi-channel scatter-gather DMA soft IP for AMBA AXI4 and AXI5. The official page details configurable/fixed-channel and high-throughput SystemVerilog RTL variants with full deliverables.
View solution
Eureka EP530 is licensable synthesizable DDR SDRAM controller IP. The official product summary states ASIC/FPGA HDL delivery and standard DDR SDRAM device support.
View solution
IP-Maker IPM-NVMe_Device is licensable NVMe device controller IP for PCIe SSD designs. The official page states UNH-IOL NVM Express compliance and listing on the NVMe integrator’s list.
View solution
IntelliProp IPP-NV186A-BR is licensable NVMe-to-SATA bridge RTL. The official page states hardware translation between NVMe host commands and SATA FIS for FPGA and ASIC.
View solution
MLE NVMe Streamer is licensable full-accelerator NVMe host subsystem IP for FPGAs. The official page states CPU-less NVMe host operation over PCIe Gen1–Gen4 with production license offerings.
View solutionOPENEDGES OMC is DDR memory controller IP. The page delivers it as IP core RTL and says it schedules DRAM for an SoC. OPHY and OIC are separate products.
View solutionLicensable HBM controller IP. The page documents an HBM3E pin rate of 9.6 Gb/s and an HBM3 pin rate of 8.4 Gb/s. A PHY is not included.
View solutionLicensable HBM4 controller IP. The page documents an HBM4 pin rate of 10 Gb/s. A PHY is not included.
View solutionExplore more
Search across providers and capabilities to discover more solutions for your SoC.
