Cadence Design Systems

• PCIe IP From published solutions.
• UCIe IP From published solutions.
• Ethernet IP From published solutions.
• USB IP From published solutions.
• MIPI IP From published solutions.
• DDR & HBM IP From published solutions.
• Memory Controllers From published solutions.
• Simulation From published solutions.
• Formal Verification From published solutions.
• Emulation From published solutions.
• Synthesis From published solutions.
• DFT From published solutions.
• Physical Design From published solutions.
• Timing From published solutions.
• DRC & LVS From published solutions.

17 published solutions.

• Cadence USB 3.0 xHCI Host Controller IP

  Cadence USB 3.0 xHCI Host Controller IP is a USB host controller. The brochure states SuperSpeed at 5 Gbps, High-Speed at 480 Mbps, Full-Speed at 12 Mbps, and Low-Speed at 1.5 Mbps, with a separate PHY. It does not state a faster SuperSpeed host rate, USB Type-C, or USB Power Delivery. A device-only USB controller is a different role.

  View solution→

• Cadence DDR/LPDDR Controller IP

  Licensable design IP. DDR and LPDDR controller for LPDDR5, LPDDR4X, LPDDR4, LPDDR3, DDR5, DDR4, DDR3L, and DDR3.

  View solution→

• Cadence LPDDR5/4X PHY IP for TSMC N7

  Licensable design IP. LPDDR5 and LPDDR4X PHY for a documented TSMC N7 variant. The controller is separate.

  View solution→

• Cadence MIPI CSI-2 RX Controller IP

  Licensable design IP. CSI-2 v2.1 receiver controller that unpacks incoming camera streams.

  View solution→

• Cadence MIPI D-PHY IP

  Licensable design IP. MIPI D-PHY with documented TX-only, RX-only, and combined configurations.

  View solution→

• Cadence Multi-Speed Ethernet Controller IP

  Licensable design IP. Soft Ethernet controller for 10 Gb/s, 2.5 Gb/s, and 1 Gb/s, including MAC, PCS, and DMA functions.

  View solution→

• Cadence PCIe Controller IP

  Licensable design IP. PCIe controller for PCIe 6.0, 5.0, 4.0, 3.1, 2.1, and 1.1, including endpoint configurations.

  View solution→

• Cadence Jasper Formal Platform

  Cadence Jasper is a formal and static verification platform for RTL and C/C++. It is an EDA tool, not an architecture-modeling product listing.

  View solution→

• Cadence Modus DFT

  Cadence Modus is design-for-test software for scan, compression, memory BIST, logic BIST, ATPG, and diagnostics. It is an EDA tool, not automated test equipment.

  View solution→

• Cadence Palladium Emulation

  Cadence Palladium is a family of hardware emulation systems. Capacity figures belong to the named variant, not to every configuration.

  View solution→

• Cadence Pegasus Physical Verification

  Cadence’s physical-verification page describes Pegasus for DRC signoff, and PVS and iPegasus for DRC and LVS. Those are named separately.

  View solution→

• Cadence Tempus Timing Solution

  Cadence Tempus is a static timing signoff tool integrated with Innovus, Quantus, and Voltus. It is an EDA tool, not a DRC or LVS tool.

  View solution→

Related insights

• Die-to-die IPDie-to-die IP: what to confirmRead insight→
• Physical AIPhysical AI chiplets: what emerging architecture work means for selectionRead insight→
• Physical AIPhysical AI: security and connectivity questions before selecting IPRead insight→