Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

Cadence Palladium Emulation

The Palladium page describes emulation for hardware and software co-verification, in-circuit emulation, and UVM acceleration.

View Official Source (opens in a new tab)Browse Emulation

Overview

Cadence Palladium is a family of hardware emulation systems. Capacity figures belong to the named variant, not to every configuration.

Palladium Z3 Enterprise is stated to scale to 48 billion gates, compile in under 8 hours, and run at 1.5X the performance of Palladium Z2. Palladium Z3 System Studio is stated to have a minimum capacity of 128 million gates, 512 GB of user and debug memory, and up to 8 concurrent users. Palladium Z2 is stated to scale from 8 million to 1,152 million gates per rack. Those figures are provider-stated for the named system and were not remeasured. A figure for one system is not recorded as the capacity of the other systems. Related Protium prototyping products are not this listing.

Lifecycle and categories

Lifecycle stages
Functional verification
Solution categories
Emulation

Related solutions

Siemens Veloce Strato CS

Emulation

Siemens Veloce Strato CS is an emulation platform. Its stated capacity is a scaling range, not the capacity of every configuration.

View solution

Synopsys ZeBu-200

Emulation

Synopsys ZeBu-200 is a hardware emulation platform for long-running RTL, software, and power workloads. It is an emulation system, not a multi-project wafer shuttle.

View solution

Related events

Explore promotion options