Cadence Pegasus Physical Verification
DRC & LVSCadence’s physical-verification page describes Pegasus for DRC signoff, and PVS and iPegasus for DRC and LVS. Those are named separately.
View solutionSignoff
Static timing analysis, power integrity, signal integrity, DRC and LVS.
Showing 1–5 of 5 solutions.
Provider
Cadence Pegasus Physical Verification
DRC & LVSCadence Tempus Timing Solution
TimingCadence Tempus is a static timing signoff tool integrated with Innovus, Quantus, and Voltus. It is an EDA tool, not a DRC or LVS tool.
View solutionMosChip Silicon Engineering Services
Design Services
Silicon engineering services. Physical design and sign-off are documented on the design-services page. Package, assembly, ATE test, and qualification are documented on the turnkey page as coordination with foundry and OSAT partners.
View solutionSiemens Calibre Design Solutions
DRC & LVSSiemens Calibre is a physical and circuit verification portfolio. The page separates DRC signoff from layout-versus-schematic checking.
View solutionSynopsys PrimeTime
TimingSynopsys PrimeTime is a static timing signoff tool for timing, signal integrity, power, and variation-aware analysis. It is an EDA tool, not a silicon measurement service.
View solution