Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

Synopsys PrimeTime

The PrimeTime page describes static timing analysis, crosstalk and signal integrity, constraint checking, on-chip variation, and IR-aware, thermal-aware, and stress-aware timing.

View Official Source (opens in a new tab)Browse Timing

Overview

It is an EDA tool, not a silicon measurement service.

Synopsys says the same analysis applies to advanced SoC and multi-die designs. A foundry signoff correlation and the corners in a project are not stated as a universal list. DRC and LVS are not this listing.

Lifecycle and categories

Lifecycle stages
Signoff
Solution categories
Timing

Related solutions

Cadence Tempus Timing Solution

Timing

Cadence Tempus is a static timing signoff tool integrated with Innovus, Quantus, and Voltus. It is an EDA tool, not a DRC or LVS tool.

View solution

Related events

Explore promotion options