2nm Design Platform
Physical DesignAlchip’s 2nm Design Platform is an ASIC physical-design methodology for 2nm compute dies and chiplet packaging, not a foundry process node.
View solutionImplementation & Signoff
Implementation and signoff tools. Each category is one step; a synthesis tool is not a place-and-route system unless the listing says both.
Showing 1–10 of 10 solutions.
2nm Design Platform
Physical DesignCadence Genus Synthesis Solution
Synthesis
Cadence Genus is a logic and physical synthesis tool that integrates with Innovus. It is an EDA tool, not a foundry process.
View solutionCadence Integrity 3D-IC Platform
Physical DesignCadence design platform for planning, implementing and analyzing 2.5D and 3D multi-die / chiplet systems.
View solutionCadence Modus DFT
DFTCadence Modus is design-for-test software for scan, compression, memory BIST, logic BIST, ATPG, and diagnostics. It is an EDA tool, not automated test equipment.
View solutionCadence Pegasus Physical Verification
DRC & LVSCadence’s physical-verification page describes Pegasus for DRC signoff, and PVS and iPegasus for DRC and LVS. Those are named separately.
View solutionCadence Tempus Timing Solution
TimingCadence Tempus is a static timing signoff tool integrated with Innovus, Quantus, and Voltus. It is an EDA tool, not a DRC or LVS tool.
View solutionSiemens Calibre Design Solutions
DRC & LVSSiemens Calibre is a physical and circuit verification portfolio. The page separates DRC signoff from layout-versus-schematic checking.
View solutionSynopsys Fusion Compiler
SynthesisSynopsys Fusion Compiler is an RTL-to-GDSII implementation system with one data model and built-in signoff timing, extraction, and power analysis. It is an EDA tool, not a foundry process.
View solutionSynopsys PrimeTime
TimingSynopsys PrimeTime is a static timing signoff tool for timing, signal integrity, power, and variation-aware analysis. It is an EDA tool, not a silicon measurement service.
View solutionSynopsys TestMAX
DFTSynopsys TestMAX is a design-for-test family covering testability analysis, ATPG compression, logic BIST, memory self-test and repair, and analog fault simulation. It is an EDA tool, not automated test equipment.
View solution
Explore more
Find more IP with Silicon Showcase™ IP Finder
Search across providers and capabilities to discover more solutions for your SoC.