Cadence Genus Synthesis Solution
SynthesisCadence Genus is a logic and physical synthesis tool that integrates with Innovus. It is an EDA tool, not a foundry process.
View solutionImplementation & Signoff
Synthesis
Logic synthesis from RTL toward gates. Physical design and timing signoff are separate categories.
Showing 1–2 of 2 solutions.
Cadence Genus Synthesis Solution
SynthesisSynopsys Fusion Compiler
SynthesisSynopsys Fusion Compiler is an RTL-to-GDSII implementation system with one data model and built-in signoff timing, extraction, and power analysis. It is an EDA tool, not a foundry process.
View solution
Explore more
Find more IP with Silicon Showcase™ IP Finder
Search across providers and capabilities to discover more solutions for your SoC.