Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

Cadence Genus Synthesis Solution

The Genus page describes logic and physical synthesis for multi-million-instance designs and says it shares a database and analytical engine with the Innovus Implementation System.

View Official Source (opens in a new tab)Browse Synthesis

Overview

Cadence states synthesis speedup of up to 5X. That figure is provider-stated and was not remeasured. The page does not list a foundry process for the tool. A customer story about an Intel process is not recorded as a Genus process certification.

Technical capabilities

  • Logic and physical synthesis

    RTL synthesis with physical awareness, as described on the Genus page.

Lifecycle and categories

Lifecycle stages
Synthesis and DFT
Solution categories
Synthesis

Related solutions

Synopsys Fusion Compiler

Physical Design

Synopsys Fusion Compiler is an RTL-to-GDSII implementation system with one data model and built-in signoff timing, extraction, and power analysis. It is an EDA tool, not a foundry process.

View solution

Related events

Explore promotion options