Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Implementation & Signoff

DFT

Scan, BIST, and other design-for-test insertion. This is the tool or IP for test structures, not the manufacturing test service.

Showing 1–2 of 2 solutions.

  • Cadence Modus DFTCadence Design Systems logo

    DFT

    Cadence Modus is design-for-test software for scan, compression, memory BIST, logic BIST, ATPG, and diagnostics. It is an EDA tool, not automated test equipment.

    View solution

  • Synopsys TestMAXSynopsys logo

    DFT

    Synopsys TestMAX is a design-for-test family covering testability analysis, ATPG compression, logic BIST, memory self-test and repair, and analog fault simulation. It is an EDA tool, not automated test equipment.

    View solution

Explore more

Find more IP with Silicon Showcase⁠™ IP Finder

Search across providers and capabilities to discover more solutions for your SoC.

Try IP Finder