Implementation & Signoff

Timing

Static timing analysis. Use the signoff timing listing when the question is closure, not synthesis.

All
Synthesis
DFT
Physical Design
Timing
DRC & LVS

Showing 1–2 of 2 solutions.

Cadence Tempus Timing Solution
Timing
Cadence Tempus is a static timing signoff tool integrated with Innovus, Quantus, and Voltus. It is an EDA tool, not a DRC or LVS tool.
View solution
Synopsys PrimeTime
Timing
Synopsys PrimeTime is a static timing signoff tool for timing, signal integrity, power, and variation-aware analysis. It is an EDA tool, not a silicon measurement service.
View solution

Explore more

Find more IP with Silicon Showcase⁠™ IP Finder

Search across providers and capabilities to discover more solutions for your SoC.