Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

2nm Design Platform

2nm Design Platform is a publicly named Alchip ASIC design methodology.

View Official Source (opens in a new tab)Browse Physical Design

Overview

Official Alchip newsroom materials from 22 July 2025 present first 2nm test-chip wafers, physical design for 2nm compute dies with 3nm/5nm IO chiplets, and support for CoWoS and SoIC packaging. This listing records the 2nm design platform rather than every Alchip ASIC program. Packaging options should be confirmed on Alchip’s current public materials.

Technical capabilities

  • Not a foundry process-node listing

Lifecycle and categories

Lifecycle stages
Physical design
Solution categories
Physical Design

Related solutions

Cadence Integrity 3D-IC Platform

Physical Design

Cadence design platform for planning, implementing and analyzing 2.5D and 3D multi-die / chiplet systems.

View solution

Synopsys Fusion Compiler

Physical Design

Synopsys Fusion Compiler is an RTL-to-GDSII implementation system with one data model and built-in signoff timing, extraction, and power analysis. It is an EDA tool, not a foundry process.

View solution

Related events

Editorial illustration of a large convention-center exhibit hall. Not an official SC26 photograph or poster.
NOV152026
Conference

SC26

  • November 15 – 20, 2026
  • Chicago, Illinois, USA
  • Organized by SC Conference Series
View event
Explore promotion options