Interface and connectivity IP

PCIe, CXL, UCIe, Ethernet, USB, MIPI, DDR and HBM interfaces.

Showing 49–60 of 90 solutions.

Provider

M31 MIPI C-PHY/D-PHY Combo
MIPI IP
M31 MIPI C-PHY/D-PHY Combo is licensable PHY IP. The official page describes a configurable C-PHY or D-PHY physical layer with a PPI interface for CSI-2 and DSI controllers. MIPI CSI-2/DSI-2 controllers are separate M31 products.
View solution
MAXVY MIPI CSI-2 v3 Transmitter IP
MIPI IP
MAXVY MIPI CSI-2 Transmitter IP-V3 is licensable camera-serial-interface transmitter design IP. The product page states compliance with MIPI CSI-2 version 3.0 and lists Verilog source deliverables.
View solution
Mixel MIPI D-PHY (MXL-DPHY)
MIPI IP
Mixel MIPI D-PHY (MXL-DPHY) is licensable PHY IP. The official page describes a physical layer compliant with MIPI D-PHY, delivered as soft digital CIL plus hard mixed-signal views. CSI-2/DSI controllers are separate from this PHY listing.
View solution
Qualitas PCIe Gen4 to Gen6 PHY IP
PCIe IP
Qualitas PCIe PHY IP is licensable hard PHY IP covering PCI Express Gen4 through Gen6. The official English site states PCIe PHY delivering up to 64 GT/s per lane alongside UCIe, SerDes, MIPI, USB, and Ethernet PHY lines.
View solution
RAMSCHIP ADC-Based SerDes IP
SerDes IP
RAMSCHIP ADC-based SerDes is licensable/custom high-speed SerDes IP. The official Technology section states high-speed SerDes including ADC-based SerDes and ML-based digital filters for automotive and related applications.
View solution
Rafael Micro RF IP Licensing
Wireless Protocol IP
Rafael Micro RF IP is licensable RF/mixed-signal IP offered alongside RF-centric ASIC services. The official site states RF IP authorization and ASIC design services to help customers integrate RF functions into SoCs, spanning DC–28 GHz RF CMOS expertise.
View solution
Rambus CXL 3.1 Controller
CXL IP
Licensable CXL controller IP. The page documents CXL 3.1, backward compatibility with CXL 2.0 and CXL 1.1, CXL.io, CXL.cache, and CXL.mem, and 64 GT/s. It is not a finished memory expander and does not include a PHY.
View solution
Rambus PCIe 6.3 Controller
PCIe IP
Licensable PCIe controller IP. The page documents PCIe 6.3 with revisions 5.0, 4.0, and 3.1, a 64 GT/s transfer rate, and endpoint, root, switch, and dual-mode roles. A PHY is not included.
View solution
SOC-E ETSN 100M/1G/10G TSN Endpoint IP Core
Ethernet IP
SOC-E ETSN is licensable Time-Sensitive Networking endpoint IP for FPGA. The official product page states 100M/1G/10G TSN endpoint support with IEEE 802.1AS/Qav/Qbv/Qci/CB/Qcc features and synthesizable configurability.
View solution
SafeCore ARINC 664 (AFDX) End System DO-254 IP Core
Ethernet IP
SafeCore AFDX End System is licensable DO-254 avionics Ethernet IP. The official site lists ARINC 664 (AFDX) End System DO-254 IP Core among TSN, Ethernet MAC, CAN, ARINC-429, and MIL-STD-1553 cores.
View solution
Signature IP PCIe Gen 6.x / CXL 3.x / NoC IP
PCIe IP
Signature IP PCIe Gen 6.x, CXL 3.x, and NoC blocks are licensable interconnect soft IP. The official site states standalone licensing of PCIe/CXL/NoC verified RTL plus chiplet design services using the same blocks.
View solution
Silicon Interfaces PCIe 3.0 Controller IP
PCIe IP
Silicon Interfaces PCIe 3.0 Controller IP is a licensable synthesizable RTL PCI Express controller core. The official AssetsPCIe page states a fully synthesizable Verilog HDL core with UVM testbench and optional VIP add-ons.
View solution