Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

ZeroPoint ZeroStream Link Compression IP

The ZeroPoint products page reviewed on 12 November 2026 describes a portfolio of hardware compression IP.

View Official Source (opens in a new tab)Find IP for your application

Overview

Related products on the same page include ZeroConnect (CXL compressed memory), ZeroAI (weights/KV-cache/activations), and ZeroStorage (LZ4-compatible storage compression). Marketing claims up to 5× lossless compression on streaming data and up to 2× effective bandwidth/capacity without host software-stack changes. Addresses listed: Falkenbergsgatan 3, 412 85 Göteborg, Sweden; Palo Alto, CA, USA. Confirm the exact revision, role, and deliverables on the current provider page before integration.

Technical capabilities

  • Published as design IP

    Licensable semiconductor IP. This listing is not a finished controller chip.

  • Finder function

    Inline memory/link compression

  • Recorded aliases

    ZeroStream; ZeroPoint ZeroStream

Lifecycle and categories

Lifecycle stages
Memory and subsystem IP
Solution categories
Memory Controllers
Compatibility
Confirm configuration, process support, and companion IP with the provider. Companion PHY or controller products are separate listings unless the reviewed page states a bundle. Source

Related solutions

Arasan SD 3.0 / SDIO 3.0 / eMMC 5.1 Host Controller IP

Memory Controllers

Arasan SD 3.0 / SDIO 3.0 / eMMC 5.1 Host Controller IP is one licensable multi-protocol host controller. The page says it supports SD 3.0, SDIO 3.0, and eMMC 5.1. Search under eMMC, SD, or SDIO resolves to this same listing.

View solution

Arasan UFS 2.1 Host Controller IP

Memory Controllers

Arasan UFS 2.1 Host Controller IP is licensable UFS host controller IP. The page describes an M-PHY adapter layer and a UniPro link layer. The physical M-PHY is a separate offering.

View solution

Cadence DDR/LPDDR Controller IP

Memory Controllers

Licensable design IP. DDR and LPDDR controller for LPDDR5, LPDDR4X, LPDDR4, LPDDR3, DDR5, DDR4, DDR3L, and DDR3.

View solution

Cyclic Design BCH Error Correction IP

Memory Controllers

Cyclic Design BCH ECC IP is licensable Verilog error-correction IP for SLC/MLC NAND flash controllers. The official products page lists G12–G15 core families by correction-block size with single-/multi-instance and subscription licensing options.

View solution

Digital Blocks AXI DMA Controller IP

Memory Controllers

Digital Blocks AXI DMA Controller IP is licensable multi-channel scatter-gather DMA soft IP for AMBA AXI4 and AXI5. The official page details configurable/fixed-channel and high-throughput SystemVerilog RTL variants with full deliverables.

View solution

Eureka EP530 DDR SDRAM Controller IP

Memory Controllers

Eureka EP530 is licensable synthesizable DDR SDRAM controller IP. The official product summary states ASIC/FPGA HDL delivery and standard DDR SDRAM device support.

View solution

Related events

Explore promotion options