
DVCon Europe 2026
- November 17 – 18, 2026
- Munich, Germany
- Organized by Accellera Systems Initiative
Public source
The SATA-III Host Controller Core page reviewed on 12 November 2026 describes so_ip_sata3_hctrl as a soft core implementing physical, link, and transport layers per SATA Specification 3.2, supporting 1.5, 3.0, and 6.0 Gbit/s.
The official page states SATA Specification 3.2 compliance with 1.5/3.0/6.0 Gbit/s rates for Xilinx FPGAs.
It states use of Xilinx RocketIO GTP/GTX for physical signaling, a PATA-style host-processor interface, and a simple TX/RX DMA transaction interface. Features include 32-bit datapath, 8 KB TX/RX BlockRAM FIFOs, speed auto-negotiation, 48-bit addressing, 8b/10b, CRC, NCQ, Port Multiplier/Selector, FPDMA, CONT primitive support, and shadow/status registers. Supported families listed: Zynq-7000, Artix-7, Kintex-7, Virtex-7/6/5 with ISE/Vivado. Licensing options include post-synthesis netlist or VHDL source with testbenches; evaluation bit files are offered. Official datasheet-style page with netlist/VHDL license options.
Published as design IP
Licensable semiconductor IP. This listing is not a finished controller chip.
Controller IP
Controller / protocol IP. A companion PHY is a separate listing unless the page states otherwise.
Finder function
SATA host controller
Numbered specification: SATA Specification 3.2 (1.5/3.0/6.0 Gbit/s)
SATA Specification 3.2 (1.5/3.0/6.0 Gbit/s) is named for this product on the reviewed page.
Arasan SD 3.0 / SDIO 3.0 / eMMC 5.1 Host Controller IP is one licensable multi-protocol host controller. The page says it supports SD 3.0, SDIO 3.0, and eMMC 5.1. Search under eMMC, SD, or SDIO resolves to this same listing.
View solutionArasan UFS 2.1 Host Controller IP is licensable UFS host controller IP. The page describes an M-PHY adapter layer and a UniPro link layer. The physical M-PHY is a separate offering.
View solutionLicensable design IP. DDR and LPDDR controller for LPDDR5, LPDDR4X, LPDDR4, LPDDR3, DDR5, DDR4, DDR3L, and DDR3.
View solutionDigital Blocks AXI DMA Controller IP is licensable multi-channel scatter-gather DMA soft IP for AMBA AXI4 and AXI5. The official page details configurable/fixed-channel and high-throughput SystemVerilog RTL variants with full deliverables.
View solutionEureka EP530 is licensable synthesizable DDR SDRAM controller IP. The official product summary states ASIC/FPGA HDL delivery and standard DDR SDRAM device support.
View solutionIP-Maker IPM-NVMe_Device is licensable NVMe device controller IP for PCIe SSD designs. The official page states UNH-IOL NVM Express compliance and listing on the NVMe integrator’s list.
View solution
