Public source

Intilop Ultra-Low-Latency Ethernet / TCP IP Cores

The Intilop home page reviewed on 12 November 2026 positions Networking Reinvented around an ultra-SmartNIC with a full TCP/UDP stack in high-performance FPGA hardware, stating CPU usage cuts up to 97% while delivering true 10G/40G line-rate performance.

Solution category: Ethernet IP
Offering type: Product

View Official Source Find IP for your application

Overview

Intilop Ethernet/TCP IP cores are licensable networking soft IP for FPGA and ASIC. The official site highlights a full TCP/UDP stack in hardware with true 10G/40G line-rate SmartNIC performance and IP core product listings.

Product navigation lists IP Cores and Integrated Systems, Adapters/NICs, FPGAs, boards, and system solutions, with services spanning FPGA/SoC/ASIC design and verification. Confirm the exact revision, role, and deliverables on the current provider page before integration.

Technical capabilities

Published as design IP
Licensable semiconductor IP. This listing is not a finished controller chip.
Controller IP
Controller / protocol IP. A companion PHY is a separate listing unless the page states otherwise.
Finder function
Ethernet / TCP offload
Numbered specification: 10G / 40G line-rate stated
10G / 40G line-rate stated is named for this product on the reviewed page.
Recorded aliases
Intilop TCP IP; Intilop Ethernet IP

Lifecycle and categories

Lifecycle stages: Interface and connectivity IP
Solution categories: Ethernet IP
Supported versions: 10G / 40G line-rate stated
Compatibility: Confirm configuration, process support, and companion IP with the provider. Companion PHY or controller products are separate listings unless the reviewed page states a bundle. Source