Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

True Circuits PLL / DLL / DDR PHY Hard Macros

The True Circuits product matrix page reviewed on 12 November 2026 states that table entries link to individual datasheets for standard DDR PHY, PLL, and DLL hard macros, with downloadable datasheets provided.

Overview

True Circuits PLL, DLL, and DDR PHY hard macros are licensable mixed-signal timing and memory-interface IP.

It states that standard PLL and DLL products are also available in higher frequencies, smaller sizes, flexible form factors, and full-custom versions upon request, and that standard DDR PHYs are available in multi-protocol versions upon request. The matrix enumerates many TSMC process options (including advanced nodes such as CLN3P/CLN4P/CLN5P through mature nodes) with associated DDR rate columns including 2133/4266/6400 MT/s on leading-edge listings. Company materials state royalty-free licensing terms for standardized and custom hard macros and availability across TSMC, GlobalFoundries, and UMC processes. Confirm the exact revision, role, and deliverables on the current provider page before integration.

Technical capabilities

  • Published as design IP

    Licensable semiconductor IP. This listing is not a finished controller chip.

  • PHY IP

    Physical-layer IP. Controllers are separate listings unless the page states a bundle.

  • Finder function

    PLL / DDR PHY

  • Numbered specification: PLL/DLL families

    PLL/DLL families is named for this product on the reviewed page.

  • Numbered specification: DDR PHY hard macros with rates per process SKU (up to 6400 MT/s stated on advanced nodes)

    DDR PHY hard macros with rates per process SKU (up to 6400 MT/s stated on advanced nodes) is named for this product on the reviewed page.

  • Recorded aliases

    True Circuits PLL; True Circuits DDR PHY; TCI PLL

Lifecycle and categories

Lifecycle stages
Memory and subsystem IP
Solution categories
DDR & HBM IP
Supported versions
PLL/DLL families; DDR PHY hard macros with rates per process SKU (up to 6400 MT/s stated on advanced nodes)
Compatibility
Confirm configuration, process support, and companion IP with the provider. Companion PHY or controller products are separate listings unless the reviewed page states a bundle. Source

Related solutions

Cadence LPDDR5/4X PHY IP for TSMC N7

DDR & HBM IP

Licensable design IP. LPDDR5 and LPDDR4X PHY for a documented TSMC N7 variant. The controller is separate.

View solution

Dolphin Technology Hardened Combo DDR/LPDDR PHY IP

DDR & HBM IP

Dolphin Technology hardened Combo DDR/LPDDR PHY is licensable hard PHY IP. The official page states a silicon-proven combo PHY supporting DDR4/3/2 and LPDDR5/4x/4/3/2 up to 4266 Mbps with DFI 4.0 compliance.

View solution

GUC HBM4E PHY and Controller IP

DDR & HBM IP

Licensable HBM4E PHY and controller IP, published as one combined interface. GUC says it is design-ready, states speeds up to 16 Gbps, and says the PHY has taped out on TSMC N2P with CoWoS-L. GUC’s silicon-proven statement for its earlier HBM4 IP is not recorded here.

View solution

SkyeChip HBM3/3E PHY & Controller

DDR & HBM IP

SkyeChip HBM3/3E PHY & Controller is a licensable one-stop memory-interface IP solution. The official IP Solutions page states JEDEC HBM3 (JESD238A) conformance with rates up to 6400 MT/s (HBM3) and 9600 MT/s (HBM3E) and a DFI 5.1 PHY-to-controller interface.

View solution

Synopsys DDR5/4 PHY IP

DDR & HBM IP

Licensable DDR5 and DDR4 PHY IP. The page documents up to 8400 Mb/s, DFI 5.0, and a hard PHY. A memory controller is not included.

View solution

OPENEDGES OPHY

DDR & HBM IP

OPENEDGES OPHY is DDR PHY IP. The memory controller is OMC, a separate product. Process availability: LPDDR6/5X PHY: 4nm. LPDDR5/4X/4 PHY: 14nm. LPDDR4X/4 PHY: 12nm, 14nm, 16nm. LPDDR3/DDR3 PHY: 28nm. DDR5 PHY: 5nm. LPDDR5X/5/4X/4 PHY: 5nm, 7/6nm, 12nm, 16nm. LPDDR5/4 PHY: 5nm, 8nm. LPDDR/4 PHY: 22nm. LPDDR4/3/DDR4/3 PHY: 28nm. A node belongs only to the row that names it. The LPDDR/4 label is not recorded as LPDDR4. LPDDR6 up to 14400 Mbps is marked Planning.

View solution

Related events

Explore promotion options