
DVCon Europe 2026
- November 17 – 18, 2026
- Munich, Germany
- Organized by Accellera Systems Initiative
Public source
Ncore is the coherent interconnect.
Licensable cache-coherent NoC IP. The page documents AMBA CHI and ACE. A Multi-Die option requires a separate die-to-die controller and PHY. A UCIe PHY is not included.
The Multi-Die option does not replace a die-to-die controller, PHY, or package, and it does not validate a combination with another vendor's link IP.
Finder function
Coherent NoC
Numbered specification
AMBA CHI; AMBA ACE
Configuration checks
A Multi-Die option still needs a separate die-to-die controller and PHY. This listing does not include a UCIe PHY and does not validate a cross-vendor combination.
Recorded aliases
Ncore
Licensable Arm Neoverse CMN S3 coherent interconnect IP. The page documents AMBA 5 CHI and multichip support. A UCIe PHY is not included.
View solutionBaya Systems WeaveIP is chiplet-ready Network-on-Chip fabric IP for SoC and multi-chiplet systems. The official site describes a protocol-agnostic unified transport for coherent, non-coherent, and switch-fabric traffic paired with WeaverPro modeling software.
View solutionOPENEDGES OIC is on-chip interconnect and NoC IP. It carries SoC traffic, including traffic toward the memory controller. It is not a DDR PHY and not a memory controller.
View solutionNon-coherent network-on-chip IP for cost-efficient, low-power IoT and microcontroller SoCs.
View solutionNewly introduced Arteris FlexGen Multi-Die NoC IP extends non-coherent network-on-chip connectivity across die-to-die links. The expanded multi-die solution is available to early access partners and strategic customers.
View solutionArteris FlexNoC is on-chip network IP, not a packaged interconnect chip and not a coherent cache controller.
View solution
