Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

Arm Neoverse CMN S3

CMN S3 is a coherent mesh interconnect with documented multichip support.

View Official Source (opens in a new tab)Find IP for your application

Overview

Licensable Arm Neoverse CMN S3 coherent interconnect IP. The page documents AMBA 5 CHI and multichip support. A UCIe PHY is not included.

The die-to-die PHY and package remain separate evaluations.

Technical capabilities

  • Finder function

    Coherent NoC

  • Numbered specification

    AMBA 5 CHI

  • Configuration checks

    Multichip support is documented. A UCIe PHY is not included, and this listing does not validate a combination with another vendor's die-to-die IP.

  • Recorded aliases

    CMN S3

Lifecycle and categories

Lifecycle stages
NoC and interconnect
Solution categories
NoC IP
Supported versions
AMBA 5 CHI
Compatibility
Pricing, licensing, and configuration availability require provider confirmation. Source

Related solutions

Arteris FlexWay Interconnect IP

NoC IP

Non-coherent network-on-chip IP for cost-efficient, low-power IoT and microcontroller SoCs.

View solution

Arteris Ncore Cache Coherent Interconnect IP

NoC IP

Licensable cache-coherent NoC IP. The page documents AMBA CHI and ACE. A Multi-Die option requires a separate die-to-die controller and PHY. A UCIe PHY is not included.

View solution

Baya Systems WeaveIP NoC Fabric IP

NoC IP

Baya Systems WeaveIP is chiplet-ready Network-on-Chip fabric IP for SoC and multi-chiplet systems. The official site describes a protocol-agnostic unified transport for coherent, non-coherent, and switch-fabric traffic paired with WeaverPro modeling software.

View solution

FlexGen Multi-Die NoC IP

NoC IP

Newly introduced Arteris FlexGen Multi-Die NoC IP extends non-coherent network-on-chip connectivity across die-to-die links. The expanded multi-die solution is available to early access partners and strategic customers.

View solution

FlexNoC

NoC IP

Arteris FlexNoC is on-chip network IP, not a packaged interconnect chip and not a coherent cache controller.

View solution

OPENEDGES OIC

NoC IP

OPENEDGES OIC is on-chip interconnect and NoC IP. It carries SoC traffic, including traffic toward the memory controller. It is not a DDR PHY and not a memory controller.

View solution

Related events

Explore promotion options