
DVCon Europe 2026
- November 17 – 18, 2026
- Munich, Germany
- Organized by Accellera Systems Initiative
Public source
The current SiFive page identifies X280 Gen 2, 64-bit scalar and vector processing, RVV 1.0, a 512-bit vector register length, and multicore options.
Linux-capable 64-bit RISC-V vector processor with RVV 1.0.
It is a RISC-V CPU with vector extensions, not a dedicated NPU. Silicon Showcase™ reviewed the page on 2 November 2026. Pricing, license terms, process support, and the exact configuration available for a design are not stated on the reviewed page and require confirmation from the provider.
Published as design IP
Licensable RISC-V processor design IP.
Finder function
Linux RISC-V
Recorded aliases
SiFive X280; SiFive Intelligence X280
Bluespec Portable Cores are RISC-V soft processor IP offerings. The official home page lists Portable Cores (RISC-V Soft Cores), Domain-Specific Cores, and HW-Assisted Verification products, with Framingham contact details.
View solutionCloudBEAR BR-650 is licensable 64-bit RISC-V embedded CPU IP. The official product page states an in-order single-issue 8-stage pipeline optimized for low power and small area with configurable ISA extensions.
View solutionCodasip RISC-V processors are licensable, customizable RISC-V CPU IP. The official processors page states silicon-proven, RISC-V-compliant cores from embedded MCUs to application CPUs with architecture-license customization via Codasip Studio.
View solutionNOEL-V is licensable synthesizable RISC-V processor IP in GRLIB. The official page states commercial licensing for proprietary designs (fault-tolerance features excluded from the open-source GPL variant) and space/FPGA/ASIC targets.
View solutionInCore publishes configurable RISC-V processor IP through an automated Core-hub generator that produces synthesizable core instances for custom semiconductor systems.
View solutionRISC-V processor soft IP for supported Lattice FPGA designs.
View solution
