Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

Trilinear DisplayPort Transmitter Link Controller

The Trilinear DisplayPort Transmitter product page reviewed on 12 November 2026 describes a 5th-generation DisplayPort Transmitter Link Controller core supporting DisplayPort 1.4–2.1 and embedded DisplayPort 1.5, including link rates up to 20 Gbps, Display Stream Compression (DSC 1.2), multi-stream transport (MST), and HDCP 1.3/2.2/2.3.

Overview

The base core includes Main Link, Secondary Channel, and AUX Channel protocols. Stated features include 1/2/4 pixels per input cycle up to 16K resolution, SST or MST operation, deep color/HDR, DSC transport with FEC support, and interfaces to external third-party PHYs for ASICs from 7 nm to 65 nm plus FPGA implementations. The page states silicon provenance on multiple ASIC and FPGA processes. Confirm the exact revision, role, and deliverables on the current provider page before integration.

Technical capabilities

  • Published as design IP

    Licensable semiconductor IP. This listing is not a finished controller chip.

  • Controller IP

    Controller / protocol IP. A companion PHY is a separate listing unless the page states otherwise.

  • Finder function

    DisplayPort transmitter controller

  • Numbered specification: DisplayPort 2.1 / 1.4a

    DisplayPort 2.1 / 1.4a is named for this product on the reviewed page.

  • Numbered specification: embedded DisplayPort 1.5

    embedded DisplayPort 1.5 is named for this product on the reviewed page.

  • Numbered specification: DSC 1.2

    DSC 1.2 is named for this product on the reviewed page.

  • Numbered specification: HDCP 1.3/2.2/2.3

    HDCP 1.3/2.2/2.3 is named for this product on the reviewed page.

  • Recorded aliases

    Trilinear DP TX; Trilinear DisplayPort Transmitter

Lifecycle and categories

Solution categories
SerDes IP
Supported versions
DisplayPort 2.1 / 1.4a; embedded DisplayPort 1.5; DSC 1.2; HDCP 1.3/2.2/2.3
Compatibility
Confirm configuration, process support, and companion IP with the provider. Companion PHY or controller products are separate listings unless the reviewed page states a bundle. Source

Related solutions

Analog Bits Multi-protocol PCIe-class SerDes IP

SerDes IP

Analog Bits SerDes is licensable multi-protocol enterprise-class SerDes IP. The official page states PCIe Gen 3/4/5-class SerDes with silicon tape-outs in 8 nm, 7 nm, and 5 nm and customization for customer requirements.

View solution

Analogix DisplayPort 1.1a Transmitter IP

SerDes IP

Analogix DisplayPort 1.1a Transmitter is licensable DisplayPort source IP. The official page states DisplayPort 1.1a compliance with HDCP and a 4-lane main link at 2.7/1.62 Gbps per lane.

View solution

Credo SerDes

SerDes IP

Credo SerDes is high-speed serializer/deserializer silicon and IP for data-center and AI interconnect, not a compute accelerator architecture.

View solution

Euresys / Allied Vision Vision Standard IP Cores

SerDes IP

Euresys Vision Standard IP Cores are licensable FPGA IP for GigE Vision, USB3 Vision, and CoaXPress. The official IP Cores page states compact, customizable cores with reference designs for AMD, Intel, and Microchip PolarFire FPGAs.

View solution

FermionIC Multi-Protocol SERDES IP

SerDes IP

FermionIC publishes multi-protocol SERDES semiconductor IP for high-speed chip-to-chip and system connectivity across advanced digital interfaces.

View solution

InCirT Broadband Data Conversion Silicon IP

SerDes IP

InCirT Broadband Data Conversion Silicon IP is licensable mixed-signal converter IP. The official site states breakthrough broadband data-conversion technology as silicon IP for satellite, radar, mmWave 5G/6G, Wi-Fi, and test-and-measurement applications.

View solution

Related events

Explore promotion options