Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

Euresys / Allied Vision Vision Standard IP Cores

The Euresys IP Cores page reviewed on 12 November 2026 describes Vision Standard IP Cores for GigE Vision, USB3 Vision, and CoaXPress transport layers and Sensor IP Cores for Sony Pregius Sub-LVDS and MIPI CSI-2 image sensors (Allied Vision IP cores offered via Euresys).

View Official Source (opens in a new tab)Find IP for your application

Overview

Stated attributes include compatibility with AMD, Intel, and Microchip PolarFire FPGAs; compact customizable deliverables; and fully functioning reference designs to speed integration. Sensor IP cores include deserialization/decoding plus software libraries for sensor configuration on AMD FPGAs. Confirm the exact revision, role, and deliverables on the current provider page before integration.

Technical capabilities

  • Published as design IP

    Licensable semiconductor IP. This listing is not a finished controller chip.

  • Controller IP

    Controller / protocol IP. A companion PHY is a separate listing unless the page states otherwise.

  • Numbered specification: GigE Vision

    GigE Vision is named for this product on the reviewed page.

  • Numbered specification: USB3 Vision

    USB3 Vision is named for this product on the reviewed page.

  • Numbered specification: CoaXPress

    CoaXPress is named for this product on the reviewed page.

  • Numbered specification: Sub-LVDS

    Sub-LVDS is named for this product on the reviewed page.

  • Numbered specification: MIPI CSI-2

    MIPI CSI-2 is named for this product on the reviewed page.

Lifecycle and categories

Solution categories
SerDes IP
Supported versions
GigE Vision; USB3 Vision; CoaXPress; Sub-LVDS; MIPI CSI-2
Compatibility
Confirm configuration, process support, and companion IP with the provider. Companion PHY or controller products are separate listings unless the reviewed page states a bundle. Source

Related solutions

Analog Bits Multi-protocol PCIe-class SerDes IP

SerDes IP

Analog Bits SerDes is licensable multi-protocol enterprise-class SerDes IP. The official page states PCIe Gen 3/4/5-class SerDes with silicon tape-outs in 8 nm, 7 nm, and 5 nm and customization for customer requirements.

View solution

Analogix DisplayPort 1.1a Transmitter IP

SerDes IP

Analogix DisplayPort 1.1a Transmitter is licensable DisplayPort source IP. The official page states DisplayPort 1.1a compliance with HDCP and a 4-lane main link at 2.7/1.62 Gbps per lane.

View solution

Credo SerDes

SerDes IP

Credo SerDes is high-speed serializer/deserializer silicon and IP for data-center and AI interconnect, not a compute accelerator architecture.

View solution

FermionIC Multi-Protocol SERDES IP

SerDes IP

FermionIC publishes multi-protocol SERDES semiconductor IP for high-speed chip-to-chip and system connectivity across advanced digital interfaces.

View solution

InCirT Broadband Data Conversion Silicon IP

SerDes IP

InCirT Broadband Data Conversion Silicon IP is licensable mixed-signal converter IP. The official site states breakthrough broadband data-conversion technology as silicon IP for satellite, radar, mmWave 5G/6G, Wi-Fi, and test-and-measurement applications.

View solution

Kandou Glasswing Chiplet Interconnect IP

SerDes IP

Kandou Glasswing is licensable ultra-short-reach (USR) chiplet interconnect SerDes IP using CNRZ-5 Chord signaling. The official product page states 500 Gbit/s bidirectional throughput SKUs with GlobalFoundries 12LP availability and no-interposer 150 µm bump pitch.

View solution

Related events

Explore promotion options