Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

eTopus ePHY Multi-protocol SerDes IP (1–112G)

The application products page reviewed on 12 November 2026 describes the ePHY product line as a scalable SerDes architecture with partner co-optimization and an SDK/API for bring-up.

View Official Source (opens in a new tab)Find IP for your application

Overview

eTopus ePHY is licensable ADC/DSP-based multi-protocol SerDes PHY IP. The official products page states support for 1–112 Gbps PAM-4 data rates across enterprise, data-center, and 5G applications.

Core technologies named are ePRT (configurable ADC/DSP receiver with Partial Response equalization), EZLink (rapid adaptive calibration), and eZEYE (non-destructive RX monitor). Key features listed include 1–112 Gbps PAM-4, 10 dB to over 35 dB insertion loss, up to 8-tap TX FIR, embedded MCU, diagnostic features, Direct Attached Cable and Direct Optical Drive support, and Quad/Octal configurations. Recommended SKUs include ePHY-5616 (1–56 Gbps, 16/12 nm), ePHY-5607 variants (1–56 Gbps, 7 nm), and ePHY-11207 (1–112 Gbps, 7 nm). Contact address 2870 Zanker Road Suite 110, San Jose, CA is listed.

Technical capabilities

  • Published as design IP

    Licensable semiconductor IP. This listing is not a finished controller chip.

  • PHY IP

    Physical-layer IP. Controllers are separate listings unless the page states a bundle.

  • Finder function

    112G PAM4 SerDes PHY

  • Numbered specification: 1–112 Gbps PAM-4 (SKU table on page)

    1–112 Gbps PAM-4 (SKU table on page) is named for this product on the reviewed page.

  • Recorded aliases

    ePHY; eTopus ePHY-11207; eTopus SerDes

Lifecycle and categories

Solution categories
SerDes IP
Supported versions
1–112 Gbps PAM-4 (SKU table on page)
Compatibility
Process SKUs at 16/12/7 nm listed; Quad/Octal configs. Source

Related solutions

Analog Bits Multi-protocol PCIe-class SerDes IP

SerDes IP

Analog Bits SerDes is licensable multi-protocol enterprise-class SerDes IP. The official page states PCIe Gen 3/4/5-class SerDes with silicon tape-outs in 8 nm, 7 nm, and 5 nm and customization for customer requirements.

View solution

Analogix DisplayPort 1.1a Transmitter IP

SerDes IP

Analogix DisplayPort 1.1a Transmitter is licensable DisplayPort source IP. The official page states DisplayPort 1.1a compliance with HDCP and a 4-lane main link at 2.7/1.62 Gbps per lane.

View solution

Credo SerDes

SerDes IP

Credo SerDes is high-speed serializer/deserializer silicon and IP for data-center and AI interconnect, not a compute accelerator architecture.

View solution

Euresys / Allied Vision Vision Standard IP Cores

SerDes IP

Euresys Vision Standard IP Cores are licensable FPGA IP for GigE Vision, USB3 Vision, and CoaXPress. The official IP Cores page states compact, customizable cores with reference designs for AMD, Intel, and Microchip PolarFire FPGAs.

View solution

FermionIC Multi-Protocol SERDES IP

SerDes IP

FermionIC publishes multi-protocol SERDES semiconductor IP for high-speed chip-to-chip and system connectivity across advanced digital interfaces.

View solution

InCirT Broadband Data Conversion Silicon IP

SerDes IP

InCirT Broadband Data Conversion Silicon IP is licensable mixed-signal converter IP. The official site states breakthrough broadband data-conversion technology as silicon IP for satellite, radar, mmWave 5G/6G, Wi-Fi, and test-and-measurement applications.

View solution

Related events

Explore promotion options