
DVCon Europe 2026
- November 17 – 18, 2026
- Munich, Germany
- Organized by Accellera Systems Initiative
Public source
The CSI-2 v2.1 Receiver product page reviewed on 12 November 2026 describes a MIPI CSI-2 Combo Receiver that interfaces a camera module to a host processor or image-processing block over a D-PHY or C-PHY link.
The CSI-2 transmitter and the analog PHY are separate products on Arasan’s MIPI pages.
The page names compliance with CSI-2 specification v2.1, D-PHY specification v2.1, D-PHY specification v1.2, and C-PHY specification v1.2. It states lane configurations up to 8-lane D-PHY or 3-lane C-PHY, Ultra Low Power Mode, virtual-channel extension (16 virtual channels in D-PHY mode and 32 in C-PHY mode), and pixel-format families including RAW, YUV, and RGB types listed on that page. Provider-stated D-PHY high-speed receiver rates are 80 Mbps to 1500 Mbps per lane without calibration, 1500 Mbps to 2500 Mbps with skew calibration, and 2500 Mbps to 4500 Mbps with equalization. C-PHY high-speed rates are stated from 182 Mbps (80 Msps) to 6840 Mbps (3 Gsps) per lane. Deliverables listed include Verilog HDL, a user guide, synthesis scripts, and a Verilog test suite. Confirm CSI-2 revision, D-PHY or C-PHY pairing, and lane count. Do not substitute the CSI-2 transmitter or a PHY for this receiver listing.
Published as design IP
Licensable semiconductor IP. This listing is not a finished controller chip.
Finder function
CSI-2 receiver
Licensable design IP. CSI-2 v2.1 receiver controller that unpacks incoming camera streams.
View solutionLicensable design IP. MIPI D-PHY with documented TX-only, RX-only, and combined configurations.
View solutionCurious Camera PHY Interface IP is licensable camera physical-layer and link soft-macro IP. The official English interface page lists MIPI D-PHY (and related camera PHYs) with foundry/node supply tables and separate CSI-2 link soft macros.
View solutionInnosilicon MIPI M-PHY v4.1 IP is licensable physical-layer IP. The official product page states compliance with MIPI M-PHY protocol V4.1 and describes a drop-in PHY with built-in I/O and ESD. Controllers and C/D-PHY combo offerings are separate pages.
View solutionM31 MIPI C-PHY/D-PHY Combo is licensable PHY IP. The official page describes a configurable C-PHY or D-PHY physical layer with a PPI interface for CSI-2 and DSI controllers. MIPI CSI-2/DSI-2 controllers are separate M31 products.
View solution
