
DVCon Europe 2026
- November 17 – 18, 2026
- Munich, Germany
- Organized by Accellera Systems Initiative
Public source
The Synopsys CXL Controller IP page reviewed on 9 November 2026 describes port logic for a CXL device, host, or switch, including dual-mode selection between device and host.
Those rates are provider-stated and were not remeasured.
The same page describes optional Integrity and Data Encryption modules for CXL 2.0, 3.x, and 4.0, and TDISP or TSP support, as security options used with the controller. Those modules are not separate catalog rows in this batch, and they are not the controller itself. The published Synopsys PHY for PCI Express 5.0 and CXL 2.0/1.0 remains a different listing. The page also says the controller can support PCI Express 7.0 when a PCIe SerDes PHY is used. That statement is not stored as a PCIe generation on this controller. No process node is stated as a complete set.
Numbered specification
CXL 4.0
Finder function
CXL controller
Recorded aliases
Synopsys CXL Controller; DesignWare CXL Controller
Configuration checks
IDE security modules and CXL verification IP are not this listing. Do not read the PCIe 5.0/CXL PHY as this controller.

