Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

TECHWIDU Mixed-Signal Analog IP (POR/OSC/BGR/LDO/PLL/IO)

The TECHWIDU products page reviewed on 12 November 2026 states expansion from Mixed Signal IP to Automotive, Industrial SoC & PMIC, and Consumer domains.

View Official Source (opens in a new tab)Find IP for your application

Overview

TECHWIDU Mixed Signal IP is a licensable analog foundation IP portfolio. The official products page states Analog IP and layout services for 5/8/10/14 nm FinFET with generic blocks including POR, OSC, BGR, LDO, PLL, and I/O.

Generic Analog IP basic blocks named include POR, OSC, BGR, LDO, PLL, and I/O, described as essential SoC blocks for reference voltage, clock, and power monitoring with silicon-proven data per process. Data converter offerings are also listed on the same products framing. Confirm the exact revision, role, and deliverables on the current provider page before integration.

Technical capabilities

  • Published as design IP

    Licensable semiconductor IP. This listing is not a finished controller chip.

  • Finder function

    Analog foundation IP (LDO/PLL/POR)

  • Numbered specification: FinFET nodes 5/8/10/14 nm stated

    FinFET nodes 5/8/10/14 nm stated is named for this product on the reviewed page.

  • Recorded aliases

    TECHWIDU Analog IP; TECHWIDU Mixed Signal IP

Lifecycle and categories

Solution categories
Power Management IP
Supported versions
FinFET nodes 5/8/10/14 nm stated
Compatibility
Confirm configuration, process support, and companion IP with the provider. Companion PHY or controller products are separate listings unless the reviewed page states a bundle. Source

Related solutions

Agile Analog agileLDO

Power Management IP

Agile Analog agileLDO is a linear low-dropout regulator, including capless and externally biased configurations. It is not a buck converter, a switching regulator, or a finished power-management IC. The process node and the load current need confirmation.

View solution

Agile Analog agilePOK

Power Management IP

Agile Analog agilePOK monitors a supply against programmable upper and lower thresholds, with 16 trim steps on the reviewed page. Monitoring a supply does not regulate it and does not establish complete tamper prevention.

View solution

Agile Analog agilePOR

Power Management IP

Agile Analog agilePOR is a power-on-reset circuit with programmable normal and low-power thresholds, delays, and hysteresis. It is not a voltage regulator.

View solution

Agile Analog agileREF

Power Management IP

Agile Analog agileREF is a bandgap voltage reference with configurable bias outputs. It is not a clock generator and it is not a load regulator.

View solution

Cologne Chip C3-PLL-2 ASIC IP Core

Power Management IP

Cologne Chip C3-PLL-2 is licensable ASIC PLL IP. The official site lists ASIC IP Cores C3-PLL-2 and C3-CODEC-G712-4 alongside GateMate FPGA and telecom IC product lines.

View solution

Dolphin Semiconductor Power Management IP (LDO / DC-DC)

Power Management IP

Dolphin Semiconductor power management IP is a licensable platform of LDO, DC/DC, SIMO, ABB, and voltage-monitor blocks. The official page states nano-power designs across process nodes and a per-project licensing model.

View solution

Related events

Explore promotion options