Cadence Xcelium Logic Simulator
SimulationCadence Xcelium is a logic simulator for SystemVerilog, VHDL, SystemC, e, UVM, mixed-signal, and low-power verification. It is an EDA tool, not design IP.
View solutionDesign & Verification
Simulation
Logic and system simulators. A simulator listing is not verification IP and does not state which designs it has already run.
Showing 1–3 of 3 solutions.
Cadence Xcelium Logic Simulator
SimulationSiemens Questa One
SimulationSiemens Questa One is a verification suite whose page names simulation, debug, static, and formal engines. Individual engines are not separated here.
View solutionSynopsys VCS
SimulationSynopsys VCS is a functional-verification simulator with SystemVerilog and UVM support, coverage, and debug integration. It is an EDA tool, not design IP.
View solution
Explore more
Find more IP with Silicon Showcase™ IP Finder
Search across providers and capabilities to discover more solutions for your SoC.