Skip to content
Silicon Showcase
CompaniesApplicationsTechnology AreasAbout
Submit Technology
Submit Technology
Silicon Showcase

Silicon Showcase™ is the global directory of semiconductor technologies, platforms and innovations from around the world.

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas
  • About Us
  • How It Works
  • Submit Technology
  • Contact Us
  • Privacy Policy
  • Terms of Use
  • Disclaimer

Explore

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas

About

  • About Us
  • How It Works
  • Submit Technology
  • Contact Us

Legal

  • Privacy Policy
  • Terms of Use
  • Disclaimer

© 2026 Silicon Showcase™. All rights reserved.

Explore. Compare. Innovate.

Silicon Showcase
CompaniesApplicationsTechnology AreasAbout
Submit Technology
Submit Technology
Silicon Showcase

Silicon Showcase™ is the global directory of semiconductor technologies, platforms and innovations from around the world.

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas
  • About Us
  • How It Works
  • Submit Technology
  • Contact Us
  • Privacy Policy
  • Terms of Use
  • Disclaimer

Explore

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas

About

  • About Us
  • How It Works
  • Submit Technology
  • Contact Us

Legal

  • Privacy Policy
  • Terms of Use
  • Disclaimer

© 2026 Silicon Showcase™. All rights reserved.

Explore. Compare. Innovate.

  1. Home
  2. /Technologies
  3. /Embedded Power Platform (EPP)

WAFER-LEVEL ARCHITECTURE THAT

Wafer-level architecture that uses the silicon wafer as the package

EMBEDS FETS, DRIVERS

Embeds FETs, drivers and controllers; RDLs replace wire bonds

APPLICATIONS

Automotive · AI & HPC · Industrial · +1

Silicon Showcase illustrative visual
Illustrative representation based on publicly available technical information.

WAFER-LEVEL ARCHITECTURE THAT

Wafer-level architecture that uses the silicon wafer as the package

EMBEDS FETS, DRIVERS

Embeds FETs, drivers and controllers; RDLs replace wire bonds

APPLICATIONS

Automotive · AI & HPC · Industrial · +1

Public source

Embedded Power Platform (EPP)

Advanced Packaging

Embedded Power Platform (EPP) is the power-device integration and packaging architecture published on onsemi’s official technology page and introduced on 16 September 2026.

  • Automotive
  • AI & HPC
  • +2
United StatesView Official Source (opens in a new tab)

Silicon Showcase illustrative visual
Illustrative representation based on publicly available technical information.

Overview

onsemi Embedded Power Platform (EPP) is a newly introduced wafer-level power-device integration architecture that uses the silicon wafer as the package. Sampling is expected in 2026 with strategic customers.

Unlike traditional power modules, EPP embeds multiple semiconductor die in a silicon wafer-level architecture and replaces wire bonds with wafer-level redistribution layers (RDLs). onsemi says the platform brings power, control and isolation functions together, and supports current and future generations of silicon, silicon carbide (SiC), gallium nitride (GaN) and emerging power technologies. The technology page states that co-optimized design delivers up to 4× improved power density. onsemi’s introduction also describes using the silicon wafer itself as the foundation of the package, 12-inch wafer manufacturing, and application figures that include 3–5× higher power density depending on the application; an early EPP-based solid-state circuit-breaker design described as about 50% smaller and 20% cooler; and traction-inverter figures of up to 4× higher power density and 15% lower power losses versus conventional approaches. Published application areas on the technology page are AI infrastructure, electric vehicles, charging infrastructure, renewable energy and industrial automation. Subaru is named as an early engagement partner evaluating the platform for future electrified vehicles. Availability: EPP is expected to begin sampling in 2026 with strategic customers and ecosystem participants across automotive and AI applications. This listing does not describe EPP as a generally available production catalog.

Capabilities

Key characteristics associated with this technology.

  • Wafer-level architecture that uses the silicon wafer as the package

  • Embeds FETs, drivers and controllers; RDLs replace wire bonds

  • Supports silicon, SiC, GaN and emerging power technologies

  • Up to 4× improved power density on onsemi’s technology page; sampling expected in 2026

Organization

onsemi

United States

View organization

Official resources

  • onsemi Embedded Power Platform (EPP)onsemi.com (opens in a new tab)
  • onsemi introduction, 16 September 2026onsemi.com (opens in a new tab)
  • onsemi IR release URL (CDN blocked in this environment)onsemi.gcs-web.com (opens in a new tab)

Source & disclosure

Independent discovery listing. This profile was prepared from publicly available information published by the organization. For the latest and complete technical information, refer to the official company source.

Official source

onsemi.com (opens in a new tab)

Last source check

Oct 3, 2026

Notice something that needs updating?

Report a correction

Related Technologies

Explore other semiconductor technologies.

Connectivity & RF

224G Linear Optical Connectivity Portfolio

Newly introduced Semtech 224G linear TIA and driver portfolio (GN1838L, GN42T380 and GN42M380) for near-packaged and co-packaged optics. Contact Semtech for availability.

AI & HPCData CenterView Technology
Materials & Substrates

300mm High-Thermal-Conductivity SiC Substrates

Coherent has begun customer sampling of 300 mm high-thermal-conductivity silicon carbide substrates intended as heat-spreading materials for AI and HPC infrastructure.

AI & HPCData CenterView Technology
Memory & Storage

512GB DDR5 RDIMM

Micron 512GB DDR5 RDIMM is the ultra-dense server module Micron demonstrated on 15 September 2026, with speeds up to 9,200 MT/s. Volume production is expected in the second half of 2027.

AI & HPCData CenterView Technology
Manufacturing Equipment

ERS Fully Automated 310 × 310 mm Panel-Level Packaging System

Fully automated 310 × 310 mm panel-level packaging system from ERS electronic that integrates temporary carrier bonding, debonding and detaping. The first unit has been delivered to a semiconductor manufacturer for panel-line integration.

AI & HPCData CenterView Technology