Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

Alphacore Analog Mixed-Signal IP (ADC / DAC / PLL)

The Alphacore Analog, Mixed Signal & RF Solutions products page reviewed on 12 November 2026 states licenses are available for validated ADC IP cores and licensing opportunities for verified DAC IP cores.

Overview

Alphacore offers licensable high-speed low-power ADC, DAC, PLL, I/O transceiver, and SerDes PHY IP cores. The official products page publishes part-numbered tables with process nodes, rates, and product-brief downloads, stating licenses are available for validated cores.

ADC table examples include pipeline and SAR/hybrid-SAR parts such as A10B25M-TW180 (Tower 180 nm, 10-bit, 25 MS/s), A11B5G-GF22 (GF 22 nm, 11-bit, 5 GS/s), and A12B200M-TS28H (TSMC 28 nm, 12-bit, 200 MS/s). DAC table lists parts such as D12B10G-GF22 (GF 22 nm, 12-bit, 10 GS/s) and D12B4G-TS12 (TSMC 12 nm, 12-bit, 4 GS/s). PLL/I/O/SerDes section lists LC and ring PLLs up to 13.5 GHz output (e.g., PLL13G-TS130) and a T28-TS28 optical TxRx PAM-4 link at 112 Gb/s on TSMC 28 nm. Design services cover customization, porting, and rad-hard specialty work. Candidate home URL is organizational; this listing uses the products catalogue as official evidence. AMS landing page corroborates Data Converters, PLLs, and Interface IP focus.

Technical capabilities

  • Published as design IP

    Licensable semiconductor IP. This listing is not a finished controller chip.

  • Finder function

    High-speed ADC / DAC / PLL IP

  • Numbered specification: Part-numbered ADC/DAC/PLL SKUs as tabulated (Tower/X-FAB/ST/GF/TSMC nodes)

    Part-numbered ADC/DAC/PLL SKUs as tabulated (Tower/X-FAB/ST/GF/TSMC nodes) is named for this product on the reviewed page.

Lifecycle and categories

Solution categories
Analog & Mixed Signal
Supported versions
Part-numbered ADC/DAC/PLL SKUs as tabulated (Tower/X-FAB/ST/GF/TSMC nodes)
Compatibility
Foundry/node per SKU tables (Tower, X-FAB, ST, GF, TSMC). Source

Related solutions

Agile Analog agileADC 12

Analog & Mixed Signal

Agile Analog agileADC 12 is a 12-bit charge-redistribution SAR ADC with a stated sample rate up to 30 MSPS and a 16-channel input multiplexor for buffered or unbuffered, differential or single-ended inputs. The foundry node and the combined resolution, rate, and ENOB need confirmation. It is not a MIPI CSI-2 camera interface.

View solution

Agile Analog agileDAC 12

Analog & Mixed Signal

Agile Analog agileDAC 12 is a segmented current-steering DAC with a nominal 12-bit resolution and a stated rate up to 20 MSPS, in single-ended or differential form. It converts digital codes to an analog output. It is not an ADC. The process node and the operating point need confirmation.

View solution

Agile Analog agileSensorIF

Analog & Mixed Signal

Agile Analog agileSensorIF is an analog sensor acquisition subsystem that combines a configurable ADC, DAC, comparator, and reference. The subsystem page states a headline rate up to 64 MSPS. That headline is not the sample rate of the standalone agileADC 12, and the independent maxima are not one simultaneous operating point. It is not a MIPI CSI-2 camera interface.

View solution

Chipus Analog Mixed-Signal IP Portfolio

Analog & Mixed Signal

Chipus publishes a licensable analog/mixed-signal IP portfolio spanning power management, SAR ADC/DAC, oscillators, sensors, and RF front-ends with silicon-proven and GDS-available statuses across multiple foundries. The listed chipus.com/ip path failed/parked; this listing uses the official chipus-ip.com.br portfolio mirror.

View solution

CoreHW RF / mmWave / Analog IP

Analog & Mixed Signal

CoreHW Semiconductor IP is a licensable RF/mmWave/analog/power portfolio including radar transceiver IP, PLLs/VCOs, data converters, and PMIC blocks. The official IP page states standard licensing, customization, and subsystem integration with black-box or white-box delivery.

View solution

Related events

Explore promotion options