Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

Truechip UFS 5.0 Verification IP

The UFS 5.0 Verification IP page reviewed on 12 November 2026 describes Truechip UFS VIP as fully compliant with JEDEC UFS 5.0/4.0/3.1/3.0 for verifying components interfacing with an IP or SoC bus.

View Official Source (opens in a new tab)Find IP for your application

Overview

The official page states compliance with UFS 5.0/4.0/3.1/3.0 and native SystemVerilog UVM/OVM/VMM deliverables.

It states support for host and device systems, UFS interconnect, replaceable UCS/UTP/UIC layers or BFM standalone use, logical units and well-known LUs, SCSI commands in CDB format, UPIUs, high-speed gears Gear1–Gear5 (8b10b) and Gear6 (1b1b), MIPI UniPro data-link and MIPI M-PHY physical layers, advanced RPMB, UniPro 3.0 features (HS-G6, PAM-4, scrambling, gray coding), Multi-circular Queue in UFSHCI, and dynamic/static error injection. Deliverables include host/device agent, monitor/scoreboard, test suites, assertions/coverage, integration guide, user manual, and release notes. Page explicitly labels Verification IP; HQ New Delhi on page.

Technical capabilities

  • Published as design IP

    Verification IP for simulation and validation. This listing is not a finished chip.

  • Verification IP

    Verification IP. This is not design/silicon IP for integration into an SoC RTL netlist as a PHY or controller.

  • Finder function

    UFS VIP

  • Numbered specification: UFS 5.0/4.0/3.1/3.0 (JEDEC)

    UFS 5.0/4.0/3.1/3.0 (JEDEC) is named for this product on the reviewed page.

  • Recorded aliases

    Truechip UFS 5.0 VIP; UFS 5/4/3.1 VIP

Lifecycle and categories

Lifecycle stages
Functional verification
Solution categories
Verification IP
Supported versions
UFS 5.0/4.0/3.1/3.0 (JEDEC)
Compatibility
SystemVerilog UVM/OVM/VMM and Verilog; UniPro/M-PHY layers stated. Source

Related solutions

Aldec Verification IP (PCIe / USB / AXI / Ethernet)

Verification IP

Aldec Verification IP is licensable VIP for industry-standard interfaces. The official VIP solutions page describes Transactors, Monitors, and Speed Adapters for USB, PCIe, AXI, AHB, OCB, and Gb Ethernet with SCE-MI co-emulation support.

View solution

Breker Trek SoC Verification Platform / SystemVIP

Verification IP

Breker Trek Suite and SystemVIP are Portable Stimulus verification products and scenario VIP libraries. Official home and Trek Suite pages describe PSS-based test generation across simulation, emulation and silicon.

View solution

SmartDV MIPI M-PHY VIP

Verification IP

SmartDV MIPI M-PHY VIP is verification IP for the MIPI M-PHY physical layer. The product page labels it Verification IP, not design/silicon PHY IP. It states compliance with MIPI M-PHY v6.0 and backward compatibility with v5.0, v4.1, and v3.0.

View solution

Related events

Explore promotion options