Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

QuickLogic eFPGA Hard IP

QuickLogic describes customizable eFPGA hard IP, generated from standard-cell ASIC libraries for a chosen process and foundry, with LUT6, BRAM, and DSP resources set for the engagement.

Overview

This is embedded FPGA IP for an SoC. It is not one of QuickLogic’s finished FPGA devices. The retired australis-efpga slug is not reused. Confirm the foundry, process, array size, and bitstream-security option. No single array size is assumed.

Technical capabilities

  • Availability

    Listed by the provider. Confirm the configuration before use.

  • Implementation target

    ASIC SoC

  • Finder function

    eFPGA IP

Lifecycle and categories

Solution categories
eFPGA IP
Compatibility
Pricing, licensing, and configuration availability require provider confirmation. Source

Related solutions

Related events

Explore promotion options