
DVCon Europe 2026
- November 17 – 18, 2026
- Munich, Germany
- Organized by Accellera Systems Initiative
Public source
QuickLogic describes customizable eFPGA hard IP, generated from standard-cell ASIC libraries for a chosen process and foundry, with LUT6, BRAM, and DSP resources set for the engagement.
This is embedded FPGA IP for an SoC. It is not one of QuickLogic’s finished FPGA devices. The retired australis-efpga slug is not reused. Confirm the foundry, process, array size, and bitstream-security option. No single array size is assumed.
Availability
Listed by the provider. Confirm the configuration before use.
Implementation target
ASIC SoC
Finder function
eFPGA IP
ADICSYS eFPGA Soft IP is licensable standard-cell-based embedded FPGA IP. The official home page states the company designs and licenses soft eFPGA IP for ASICs and SoCs with technology-independent RTL-flow integration.
View solutionAchronix Speedcore is licensable embedded FPGA IP for ASICs and SoCs. The official product page states silicon-proven eFPGA technology with selectable logic, DSP/MLP and memory resources and Achronix Tool Suite programming.
View solutionMenta eFPGA Soft IP is licensable embedded FPGA IP delivered as Soft RTL or Hard GDSII. The official Soft IP page states 100% standard-cell-based portability with silicon-proven results across many foundry nodes.
View solution
