
DVCon Europe 2026
- November 17 – 18, 2026
- Munich, Germany
- Organized by Accellera Systems Initiative
Public source
The English Products page reviewed on 12 November 2026 states that Chips&Media offers a wide range of WAVE video codec IPs that support various media formats with competitive PPA and additional features.
The Video Codec IP Series section names WAVE6, WAVE5, and JPEG/CODA/New CODEC product lines comprising encoders, decoders, and combined codecs. HQ/Seoul R&D Center address is listed as 7-8F, SEMA Tower, 509 Teheran-ro, Gangnam-gu, Seoul, Korea. The reviewed overview page does not publish per-codec standard lists (e.g., HEVC/AV1) or throughput tables; those details require linked WAVE6/WAVE5 product pages.
Published as design IP
Licensable semiconductor IP. This listing is not a finished controller chip.
Finder function
Video codec
Recorded aliases
WAVE6; WAVE5; Chips&Media WAVE
Allegro DVT licenses hardware video encoder and decoder RTL IP covering H.264/HEVC/VP9/AV1/VVC/JPEG and related formats. Official home and Prism E300 Encoder pages state multi-format architectures with RTL source deliverables and AMBA interfaces.
View solutionAlma JPEG-E is licensable Baseline JPEG encoder IP. The official page states ISO/IEC 10918-1 Baseline Sequential DCT compliance with ASIC RTL or FPGA netlist deliverables.
View solutionAtria Logic H.264 UHD Hi422 Intra Encoder is licensable video codec IP. The official site lists High Quality, Low Latency UHD Hi422 60 fps Intra H.264 Codec IP among its multimedia products.
View solutionBitSim FPGA IP Blocks are licensable/reusable imaging and data-acquisition soft IP. The official site states IP blocks for video, graphics, big data, and data acquisition for detector, sensor-interface, and camera products.
View solutionLicensable design IP. H.264 Constrained Baseline encoder with a compressed reference-frame store.
View solutionLicensable H.264 Constrained Baseline decoder IP. It decodes that profile and is not an encoder. Latency, resolution, and frame rate need confirmation.
View solution
