Silicon Showcase⁠™

Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

Allegro DVT Video Compression IP (Prism / Pulsar)

The Allegro DVT home page reviewed on 12 November 2026 states the company is a leading provider of H.264/AVC, H.265/HEVC, AVS2, AVS3, VP9, AV1, VVC and LCEVC compliance test suites and H.264/AVC, H.265/HEVC, VP9 and AV1 encoder, codec and decoder hardware (RTL) IPs, with main products being hardware-based video codec semiconductor IP and Video Compliance Streams, configurable up to 8K, 12-bit, 4:4:4.

View Official Source (opens in a new tab)Find IP for your application

Overview

The Prism Video Encoder IP E300 Series product page describes a multi-format encoder architecture sharing resources across H.264, H.265, VP9, AV1, JPEG, and VVC, enabling 4K encoding in a single core and beyond in multi-core configurations, with advanced features such as ultra-low latency, ROI/smart encoding, and color/bit-depth/chroma conversion. Interfaces are AMBA APB for control and AMBA AXI for data. Deliverables listed are RTL source code, C control software, bit-accurate executable software reference model, and documentation. Candidate home URL alone is portfolio-level; E300 is used as the primary datasheet-grade officialUrl while representing the broader video compression IP family named on the home page.

Technical capabilities

  • Published as design IP

    Licensable semiconductor IP. This listing is not a finished controller chip.

  • Controller IP

    Controller / protocol IP. A companion PHY is a separate listing unless the page states otherwise.

  • Finder function

    Multi-format video codec IP

Lifecycle and categories

Solution categories
Video Codec IP
Supported versions
H.264/AVC, H.265/HEVC, VP9, AV1, JPEG, VVC (E300); home also names AVS2/AVS3 and compliance suites
Compatibility
SoC/ASIC integration via AMBA APB/AXI; multi-core scaling for >4K stated on E300. Source

Related solutions

Alma Technologies 8-bit Baseline JPEG Encoder IP Core

Video Codec IP

Alma JPEG-E is licensable Baseline JPEG encoder IP. The official page states ISO/IEC 10918-1 Baseline Sequential DCT compliance with ASIC RTL or FPGA netlist deliverables.

View solution

Atria Logic H.264 UHD Hi422 Intra Video Encoder IP

Video Codec IP

Atria Logic H.264 UHD Hi422 Intra Encoder is licensable video codec IP. The official site lists High Quality, Low Latency UHD Hi422 60 fps Intra H.264 Codec IP among its multimedia products.

View solution

BitSim FPGA Video / Imaging IP Blocks

Video Codec IP

BitSim FPGA IP Blocks are licensable/reusable imaging and data-acquisition soft IP. The official site states IP blocks for video, graphics, big data, and data acquisition for detector, sensor-interface, and camera products.

View solution

CAST H.264-E-CFS Encoder IP

Video Codec IP

Licensable design IP. H.264 Constrained Baseline encoder with a compressed reference-frame store.

View solution

CAST H264-D-BP

Video Codec IP

Licensable H.264 Constrained Baseline decoder IP. It decodes that profile and is not an encoder. Latency, resolution, and frame rate need confirmation.

View solution

CAST H264-E-BPS

Video Codec IP

Licensable H.264 Constrained Baseline encoder IP for a low-power streaming path. Profile, resolution, frame rate, and bandwidth need confirmation. It is a different core from H.264-E-CFS and it is not a decoder.

View solution

Related events

Explore promotion options