
DVCon Europe 2026
- November 17 – 18, 2026
- Munich, Germany
- Organized by Accellera Systems Initiative
Public source
The NPU page describes ENLIGHT Pro as scalable inference NPU IP for edge AI, including automotive and cameras.
It is a neural processing unit for inference. ENLIGHT Classic is a separate listing, and Pro's specifications are not Classic's.
It states Transformer model support, 4,096 INT8 MACs per cycle, and performance scalable from 8 TOPS to hundreds of TOPS. Single-, dual-, and quad-core configurations are listed. Hardware advantages name INT8, INT16, and FP16 mixed precision, a DNN vector engine, and a RISC-V CPU vector extension with custom instructions. The SDK names ONNX (PyTorch), TFLite, and CFG (Darknet). Applications listed include object detection and tracking, face detection, pose and gesture recognition, vision defect inspection, and a natural language interface. Deliverables include Verilog RTL, an example testbench, synthesis constraints, a Linux device driver and API manual, and integration and toolkit guides. The page does not map the TOPS range to a core count. Confirm precision, core count, and the TOPS point for the configuration. The Pro toolkit section also shows a 4-/8-bit quantizer line; that line is not recorded as Pro precision. No process node or foundry is stated.
Published as design IP
Licensable semiconductor IP. This listing is not a finished controller chip.
Finder function
NPU
AONDevices AON1000 is licensable edge-AI IP for always-on voice/sound sensing. The official site lists AON1000/AON1010/AON1020/AONDenoise under Products IP alongside chip and platform offerings.
View solutionLicensable design IP. Embedded NPU for inference, including transformer workloads. It is not a CPU.
View solutionBrainChip Akida is licensable neuromorphic neural processor IP. The official IP page describes Akida 1, Akida Pico, and Akida 2 variants with event-based acceleration and IP brochure downloads.
View solutionCEVA-NeuPro-Nano is edge NPU processor IP, not a discrete accelerator chip and not a full SoC.
View solutionA published family of embedded AI processor IP for integration into chips.
View solutionEdgeCortix DNA-II is licensable neural network IP for ASIC, FPGA or SoC. The official DNA page describes run-time reconfigurable interconnects, scalable performance from 1K MACs, and MERA software co-optimization.
View solution
