Your shortlist

Nothing saved yet.

Save a solution from IP Finder, a solution listing, a solution page, or a provider’s solutions to compare it here.

Saved in this browser. Information is based on published sources. Confirm suitability and configuration with the provider.

Public source

Creonic DVB-S2X BCH and LDPC Decoder IP Core

The DVB-S2X BCH and LDPC Decoder IP Core page reviewed on 12 November 2026 describes a silicon-proven, scalable decoder allowing symbol rates up to 100 MSymbols/s on state-of-the-art FPGAs.

Overview

It states compliance with DVB-S2 and DVB-S2X, BBFRAME decoding, ACM/CCM/VCM, VLSNR modes below −9 dB, short/medium/normal frames (16,200 / 32,400 / 64,800 bits), and modulations from BPSK through 256-APSK. Benefits listed include soft-decision demapper, block deinterleaver, LDPC and BCH decoders, descrambler and CRC checks, layered LDPC architecture, early stopping, on-the-fly configuration, and statistics collection. Deliverables include VHDL source or synthesized netlist, HDL simulation models, VHDL or SystemC testbench, and bit-accurate Matlab/C/C++ models for ASICs and FPGAs (AMD/Xilinx, Intel/Altera, Microchip). Address Bahnhofstraße 26-28, 67655 Kaiserslautern, Germany is listed.

Technical capabilities

  • Published as design IP

    Licensable semiconductor IP. This listing is not a finished controller chip.

  • Finder function

    DVB-S2X LDPC/BCH decoder

  • Numbered specification: DVB-S2 and DVB-S2X

    DVB-S2 and DVB-S2X is named for this product on the reviewed page.

Lifecycle and categories

Solution categories
Wireless Protocol IP
Supported versions
DVB-S2 and DVB-S2X
Compatibility
ASIC and FPGA (AMD, Intel/Altera, Microchip) per page. Source

Related solutions

Related events

Explore promotion options