Public source

AccelerComm 5G NR Polar Encoding/Decoding IP

The AccelerComm POLAR page reviewed on 12 November 2026 describes 3GPP-compliant Polar encoding and decoding IP for 5G NR control channels (PUCCH, PUSCH, PDCCH, PBCH).

Solution category: Wireless Protocol IP
Offering type: Product

View Official Source Find IP for your application

Overview

It states a unique parallel architecture, PC- and CRC-aided Successive Cancellation List decoding, and synthesis-time configurability of parallelism, latency, throughput, and decoder list size (including below standard list 8). The page states the complete encoding/decoding chain in 3GPP TS38.212 is implemented in one integrated IP block, with minimal interface inputs (uncoded/encoded bit counts) and standard AXI interfaces, plus MATLAB and C models and FPGA/ASIC-optimized implementations. Coverage of CRC encoding, frozen-bit insertion, rate matching, channel interleaving, and PC/CRC-aided decoding across the full block-size range is claimed. Official solution page presents Polar IP for production FPGA/ASIC licensing.

Technical capabilities

Published as design IP
Licensable semiconductor IP. This listing is not a finished controller chip.
Finder function
5G NR Polar FEC
Recorded aliases
AccelerComm Polar; AccelerComm POLAR IP

Lifecycle and categories

Lifecycle stages: Interface and connectivity IP
Solution categories: Wireless Protocol IP
Supported versions: 3GPP TS38.212 Polar for 5G NR control channels
Compatibility: FPGA and ASIC; AXI interfaces; MATLAB/C models for evaluation. Source