Skip to content
Silicon Showcase
CompaniesApplicationsTechnology AreasAbout
Submit Technology
Submit Technology
Silicon Showcase

Silicon Showcase™ is the global directory of semiconductor technologies, platforms and innovations from around the world.

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas
  • About Us
  • How It Works
  • Submit Technology
  • Contact Us
  • Privacy Policy
  • Terms of Use
  • Disclaimer

Explore

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas

About

  • About Us
  • How It Works
  • Submit Technology
  • Contact Us

Legal

  • Privacy Policy
  • Terms of Use
  • Disclaimer

© 2026 Silicon Showcase™. All rights reserved.

Explore. Compare. Innovate.

Silicon Showcase
CompaniesApplicationsTechnology AreasAbout
Submit Technology
Submit Technology
Silicon Showcase

Silicon Showcase™ is the global directory of semiconductor technologies, platforms and innovations from around the world.

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas
  • About Us
  • How It Works
  • Submit Technology
  • Contact Us
  • Privacy Policy
  • Terms of Use
  • Disclaimer

Explore

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas

About

  • About Us
  • How It Works
  • Submit Technology
  • Contact Us

Legal

  • Privacy Policy
  • Terms of Use
  • Disclaimer

© 2026 Silicon Showcase™. All rights reserved.

Explore. Compare. Innovate.

  1. Home
  2. /Technologies
  3. /TSMC SoIC 3D Integration

WAFER-LEVEL FRONTEND 3D

Wafer-level frontend 3D chip stacking for homogeneous and heterogeneous chiplets

CHIP-ON-WAFER AND WAFER-ON-WAFER

Chip-on-wafer and wafer-on-wafer schemes as platform capabilities

APPLICATIONS

AI & HPC · Data Center

Silicon Showcase illustrative visual
Illustrative representation based on publicly available technical information.

WAFER-LEVEL FRONTEND 3D

Wafer-level frontend 3D chip stacking for homogeneous and heterogeneous chiplets

CHIP-ON-WAFER AND WAFER-ON-WAFER

Chip-on-wafer and wafer-on-wafer schemes as platform capabilities

APPLICATIONS

AI & HPC · Data Center

Public source

TSMC SoIC 3D Integration

Advanced Packaging

TSMC-SoIC is TSMC’s publicly named wafer-level frontend 3D stacking platform for re-integrating chiplets into a compact stacked chip.

  • AI & HPC
  • Data Center
TaiwanView Official Source (opens in a new tab)

Silicon Showcase illustrative visual
Illustrative representation based on publicly available technical information.

Overview

TSMC-SoIC is a wafer-level frontend 3D chip-stacking platform for homogeneous and heterogeneous chiplets, distinct from CoWoS 2.5D packaging and InFO fan-out.

Official TSMC 3DFabric pages describe SoIC as a high-density bonding service that can later be assembled with conventional packages or with backend 3DFabric services such as CoWoS. Chip-on-wafer and wafer-on-wafer schemes are described as capabilities of this platform, not as independent listings. SoIC is grouped under the 3DFabric family and is distinct from CoWoS 2.5D interposer packaging and from InFO fan-out. Bonding pitches, node compatibility and service options should be confirmed on TSMC’s SoIC pages.

Capabilities

Key characteristics associated with this technology.

  • Wafer-level frontend 3D chip stacking for homogeneous and heterogeneous chiplets

  • Chip-on-wafer and wafer-on-wafer schemes as platform capabilities

  • Can be assembled with conventional packages or with CoWoS backend services

  • Constituent of TSMC 3DFabric, distinct from CoWoS and InFO

Organization

TSMC

Taiwan

View organization

Official resources

  • TSMC-SoIC | TSMC3dfabric.tsmc.com (opens in a new tab)

Source & disclosure

Independent discovery listing. This profile was prepared from publicly available information published by the organization. For the latest and complete technical information, refer to the official company source.

Official source

3dfabric.tsmc.com (opens in a new tab)

Last source check

Aug 31, 2026

Notice something that needs updating?

Report a correction

Related Technologies

Explore other semiconductor technologies.

Advanced Packaging

APTURA Thermo-Compression Bonding

Kulicke & Soffa APTURA is a thermo-compression bonder for advanced packaging, not a wire bonder catalog and not OSAT assembly.

AI & HPCData CenterView Technology
Materials & Substrates

Advanced IC Photomasks

Photronics advanced IC photomasks are lithography reticles for integrated circuits, not a foundry node and not FPD masks.

AutomotiveAI & HPCView Technology
Power Semiconductors

AlphaSGT

AlphaSGT is Alpha and Omega’s shielded-gate trench MOSFET technology, not a GaN HEMT and not a power-module substrate.

AI & HPCData CenterView Technology
Design & IP

Australis eFPGA

QuickLogic Australis is embedded FPGA IP, not a standalone FPGA chip and not a foundry process.

AI & HPCIndustrialView Technology