Skip to content
Silicon Showcase
CompaniesApplicationsTechnology AreasAbout
Submit Technology
Submit Technology
Silicon Showcase

Silicon Showcase™ is the global directory of semiconductor technologies, platforms and innovations from around the world.

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas
  • About Us
  • How It Works
  • Submit Technology
  • Contact Us
  • Privacy Policy
  • Terms of Use
  • Disclaimer

Explore

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas

About

  • About Us
  • How It Works
  • Submit Technology
  • Contact Us

Legal

  • Privacy Policy
  • Terms of Use
  • Disclaimer

© 2026 Silicon Showcase™. All rights reserved.

Explore. Compare. Innovate.

Silicon Showcase
CompaniesApplicationsTechnology AreasAbout
Submit Technology
Submit Technology
Silicon Showcase

Silicon Showcase™ is the global directory of semiconductor technologies, platforms and innovations from around the world.

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas
  • About Us
  • How It Works
  • Submit Technology
  • Contact Us
  • Privacy Policy
  • Terms of Use
  • Disclaimer

Explore

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas

About

  • About Us
  • How It Works
  • Submit Technology
  • Contact Us

Legal

  • Privacy Policy
  • Terms of Use
  • Disclaimer

© 2026 Silicon Showcase™. All rights reserved.

Explore. Compare. Innovate.

  1. Home
  2. /Technologies
  3. /TSMC CoWoS Advanced Packaging

2

2.5D chip-on-wafer-on-substrate integration of logic and HBM

SILICON, RDL AND

Silicon, RDL and local-silicon-interconnect interposer options as platform capabilities

APPLICATIONS

AI & HPC · Data Center

Silicon Showcase illustrative visual
Illustrative representation based on publicly available technical information.

2

2.5D chip-on-wafer-on-substrate integration of logic and HBM

SILICON, RDL AND

Silicon, RDL and local-silicon-interconnect interposer options as platform capabilities

APPLICATIONS

AI & HPC · Data Center

Public source

TSMC CoWoS Advanced Packaging

Advanced Packaging

TSMC CoWoS is a publicly named 2.5D advanced packaging platform that places logic dies and high-bandwidth memory on an interposer for high-performance computing and AI products.

  • AI & HPC
  • Data Center
TaiwanView Official Source (opens in a new tab)

Silicon Showcase illustrative visual
Illustrative representation based on publicly available technical information.

Overview

TSMC CoWoS is a 2.5D advanced packaging platform that integrates logic dies and high-bandwidth memory on an interposer for high-performance computing and AI systems.

Official TSMC pages describe Chip-on-Wafer-on-Substrate as a wafer-level integration service in volume production since 2012. Named interposer options include silicon (CoWoS-S), redistribution-layer (CoWoS-R) and local-silicon-interconnect (CoWoS-L) constructions; those remain capabilities of this platform rather than separate listings. CoWoS is a constituent of the 3DFabric family and is distinct from TSMC-SoIC frontend stacking and InFO fan-out. Interposer sizes, design rules and current service options should be confirmed on TSMC’s CoWoS pages.

Capabilities

Key characteristics associated with this technology.

  • 2.5D chip-on-wafer-on-substrate integration of logic and HBM

  • Silicon, RDL and local-silicon-interconnect interposer options as platform capabilities

  • Described for high-performance computing and AI products

  • Constituent of TSMC 3DFabric, distinct from TSMC-SoIC and InFO

Organization

TSMC

Taiwan

View organization

Official resources

  • CoWoS | TSMC3dfabric.tsmc.com (opens in a new tab)

Source & disclosure

Independent discovery listing. This profile was prepared from publicly available information published by the organization. For the latest and complete technical information, refer to the official company source.

Official source

3dfabric.tsmc.com (opens in a new tab)

Last source check

Aug 31, 2026

Notice something that needs updating?

Report a correction

Related Technologies

Explore other semiconductor technologies.

Advanced Packaging

APTURA Thermo-Compression Bonding

Kulicke & Soffa APTURA is a thermo-compression bonder for advanced packaging, not a wire bonder catalog and not OSAT assembly.

AI & HPCData CenterView Technology
Materials & Substrates

Advanced IC Photomasks

Photronics advanced IC photomasks are lithography reticles for integrated circuits, not a foundry node and not FPD masks.

AutomotiveAI & HPCView Technology
Power Semiconductors

AlphaSGT

AlphaSGT is Alpha and Omega’s shielded-gate trench MOSFET technology, not a GaN HEMT and not a power-module substrate.

AI & HPCData CenterView Technology
Design & IP

Australis eFPGA

QuickLogic Australis is embedded FPGA IP, not a standalone FPGA chip and not a foundry process.

AI & HPCIndustrialView Technology