UCIE CONTROLLER, PHY
UCIe controller, PHY and verification IP
UCIe controller, PHY and verification IP
Described for standard and advanced packaging
Automotive · AI & HPC · Data Center
Public source
Synopsys UCIe IP is a publicly offered interface-IP solution for die-to-die connectivity in multi-die packages.
Silicon Showcase illustrative visual
Illustrative representation based on publicly available technical information.
Synopsys die-to-die IP solution for Universal Chiplet Interconnect Express, including controller, PHY and verification IP.
Official Synopsys pages describe a complete offering that includes controller IP, PHY IP and verification IP aligned to the UCIe specification. The company states that the IP supports standard and advanced packaging and commonly used on-chip protocols. This independent listing identifies the named IP solution. Process-node availability, data-rate options and packaging qualifications should be confirmed with Synopsys.
Key characteristics associated with this technology.
UCIe controller, PHY and verification IP
Described for standard and advanced packaging
Intended for die-to-die connectivity in multi-die designs
Explore other semiconductor technologies.
Metering system-on-chip that Vervesemi describes as an analog front end integrated with a microcontroller for single-phase energy measurement.
IndustrialEnergyView Technology
Aheesa's Vihaan-I is a RISC-V networking SoC for fiber broadband. First-pass silicon was announced in 2026, with production tape-out targeted for 2027.
AutomotiveIndustrialView Technology
Kulicke & Soffa APTURA is a thermo-compression bonder for advanced packaging, not a wire bonder catalog and not OSAT assembly.
AI & HPCData CenterView Technology
Photronics advanced IC photomasks are lithography reticles for integrated circuits, not a foundry node and not FPD masks.
AutomotiveAI & HPCView Technology
