Skip to content
Silicon Showcase
CompaniesApplicationsTechnology AreasAbout
Submit Technology
Submit Technology
Silicon Showcase

Silicon Showcase™ is the global directory of semiconductor technologies, platforms and innovations from around the world.

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas
  • About Us
  • How It Works
  • Submit Technology
  • Contact Us
  • Privacy Policy
  • Terms of Use
  • Disclaimer

Explore

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas

About

  • About Us
  • How It Works
  • Submit Technology
  • Contact Us

Legal

  • Privacy Policy
  • Terms of Use
  • Disclaimer

© 2026 Silicon Showcase™. All rights reserved.

Explore. Compare. Innovate.

Silicon Showcase
CompaniesApplicationsTechnology AreasAbout
Submit Technology
Submit Technology
Silicon Showcase

Silicon Showcase™ is the global directory of semiconductor technologies, platforms and innovations from around the world.

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas
  • About Us
  • How It Works
  • Submit Technology
  • Contact Us
  • Privacy Policy
  • Terms of Use
  • Disclaimer

Explore

  • Technologies
  • Technology Signals
  • Companies
  • Applications
  • Technology Areas

About

  • About Us
  • How It Works
  • Submit Technology
  • Contact Us

Legal

  • Privacy Policy
  • Terms of Use
  • Disclaimer

© 2026 Silicon Showcase™. All rights reserved.

Explore. Compare. Innovate.

  1. Home
  2. /Technologies
  3. /Sony Stacked CMOS Image Sensor

PIXEL DIE STACKED

Pixel die stacked on a logic die with Cu-Cu hybrid bonding

REPLACES TSV KEEP-OUT

Replaces TSV keep-out areas for denser sensor construction

APPLICATIONS

Automotive · Industrial · Consumer Electronics · +1

Silicon Showcase illustrative visual
Illustrative representation based on publicly available technical information.

PIXEL DIE STACKED

Pixel die stacked on a logic die with Cu-Cu hybrid bonding

REPLACES TSV KEEP-OUT

Replaces TSV keep-out areas for denser sensor construction

APPLICATIONS

Automotive · Industrial · Consumer Electronics · +1

Public source

Sony Stacked CMOS Image Sensor

MEMS & Sensors

Sony stacked CMOS image sensors are a publicly described sensor construction in which a pixel chip and a logic chip are joined with Cu-Cu (copper-copper) hybrid bonding.

  • Automotive
  • Industrial
  • +2
JapanView Official Source (opens in a new tab)

Silicon Showcase illustrative visual
Illustrative representation based on publicly available technical information.

Overview

Sony’s stacked CMOS image sensor separates the pixel die from the logic die and joins them with Cu-Cu hybrid bonding, replacing TSVs. Official technology pages describe Cu-Cu as enabling denser, smaller, higher-function sensors.

Official Sony Semiconductor Solutions technology pages present Cu-Cu connection as replacing through-silicon via (TSV) keep-out areas so sensors can be smaller, denser and more functional. Sony describes Cu-Cu mass production from 2015; the method remains the current stacked-CIS manufacturing approach. This listing records the stacked CIS / Cu-Cu platform rather than individual IMX or LYTIA model numbers. Pregius global shutter and LOFIC pixel circuits remain related sensor technologies rather than separate rows in this expansion. Construction details should be confirmed on Sony’s current image-sensor technology pages.

Capabilities

Key characteristics associated with this technology.

  • Pixel die stacked on a logic die with Cu-Cu hybrid bonding

  • Replaces TSV keep-out areas for denser sensor construction

  • Platform for mobile, automotive, industrial and medical imaging

  • Not an IMX or LYTIA product-number catalog

Organization

Sony Semiconductor Solutions

Japan

View organization

Official resources

  • Sony Cu-Cu Connectionsony-semicon.com (opens in a new tab)
  • Sony image-sensor technologysony-semicon.com (opens in a new tab)

Source & disclosure

Independent discovery listing. This profile was prepared from publicly available information published by the organization. For the latest and complete technical information, refer to the official company source.

Official source

sony-semicon.com (opens in a new tab)

Last source check

Sep 15, 2026

Notice something that needs updating?

Report a correction

Related Technologies

Explore other semiconductor technologies.

Compute & Accelerators

SenseSoC

Ultra-low-power connected-device system-on-chip that Sensesemi describes with wireless connectivity, a microcontroller, and an edge AI accelerator.

Consumer ElectronicsMedicalView Technology
Design & IP

VS1111FESOC

Metering system-on-chip that Vervesemi describes as an analog front end integrated with a microcontroller for single-phase energy measurement.

IndustrialEnergyView Technology
Connectivity & RF

Vihaan-I Networking SoC

Aheesa's Vihaan-I is a RISC-V networking SoC for fiber broadband. First-pass silicon was announced in 2026, with production tape-out targeted for 2027.

AutomotiveIndustrialView Technology
Advanced Packaging

APTURA Thermo-Compression Bonding

Kulicke & Soffa APTURA is a thermo-compression bonder for advanced packaging, not a wire bonder catalog and not OSAT assembly.

AI & HPCData CenterView Technology