OPTICAL I/O CHIPLET
Optical I/O chiplet combining silicon photonics and CMOS
Optical I/O chiplet combining silicon photonics and CMOS
Chip-to-chip and package-to-package connectivity
AI & HPC · Data Center · Telecommunications
Public source
Ayar Labs TeraPHY is a publicly named optical I/O chiplet that combines silicon photonics with standard CMOS manufacturing.
Official technology image
Ayar Labs TeraPHY is an optical I/O chiplet that combines silicon photonics with CMOS technology to provide high-bandwidth, low-latency chip-to-chip and package-to-package connectivity for large-scale computing systems.
Official pages describe the chiplet as an in-package interconnect option for high-bandwidth, low-latency communication, including die-to-die and package-to-package links. Ayar Labs presents TeraPHY for large-scale computing systems rather than as a pluggable transceiver product family. This independent listing identifies the named optical I/O chiplet. Interface details, optical-port configurations and product status should be confirmed on Ayar Labs' current TeraPHY pages.
Key characteristics associated with this technology.
Optical I/O chiplet combining silicon photonics and CMOS
Chip-to-chip and package-to-package connectivity
Intended for high-bandwidth, low-latency computing interconnects
Explore other semiconductor technologies.
NB-IoT system-on-chip that WiSig Networks describes as a 3GPP-compliant device with satellite non-terrestrial-network support and edge AI.
TelecommunicationsIoTView Technology
Saankhya Labs' Pruthvi-3 is a software-defined radio chipset series spanning baseband, mobile-receiver and modulator devices.
TelecommunicationsIoTView Technology
Aheesa's Vihaan-I is a RISC-V networking SoC for fiber broadband. First-pass silicon was announced in 2026, with production tape-out targeted for 2027.
AutomotiveIndustrialView Technology
Kulicke & Soffa APTURA is a thermo-compression bonder for advanced packaging, not a wire bonder catalog and not OSAT assembly.
AI & HPCData CenterView Technology
